fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r519-tall-167987245000234
Last Updated
May 14, 2023

About the Execution of LoLa+red for EisenbergMcGuire-PT-05

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
3989.176 3600000.00 671177.00 11172.10 ?TT?T?T?TFTFFTT? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r519-tall-167987245000234.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is EisenbergMcGuire-PT-05, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r519-tall-167987245000234
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 968K
-rw-r--r-- 1 mcc users 9.1K Mar 23 15:20 CTLCardinality.txt
-rw-r--r-- 1 mcc users 97K Mar 23 15:20 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.0K Mar 23 15:19 CTLFireability.txt
-rw-r--r-- 1 mcc users 64K Mar 23 15:19 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 23 07:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Mar 23 07:07 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Mar 23 07:07 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 23 07:07 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Mar 26 22:42 NewModel
-rw-r--r-- 1 mcc users 14K Mar 23 15:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 136K Mar 23 15:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Mar 23 15:21 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 77K Mar 23 15:21 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Mar 23 07:07 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Mar 23 07:07 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 26 22:42 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 26 22:42 instance
-rw-r--r-- 1 mcc users 6 Mar 26 22:42 iscolored
-rw-r--r-- 1 mcc users 460K Mar 31 16:48 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME EisenbergMcGuire-PT-05-CTLFireability-00
FORMULA_NAME EisenbergMcGuire-PT-05-CTLFireability-01
FORMULA_NAME EisenbergMcGuire-PT-05-CTLFireability-02
FORMULA_NAME EisenbergMcGuire-PT-05-CTLFireability-03
FORMULA_NAME EisenbergMcGuire-PT-05-CTLFireability-04
FORMULA_NAME EisenbergMcGuire-PT-05-CTLFireability-05
FORMULA_NAME EisenbergMcGuire-PT-05-CTLFireability-06
FORMULA_NAME EisenbergMcGuire-PT-05-CTLFireability-07
FORMULA_NAME EisenbergMcGuire-PT-05-CTLFireability-08
FORMULA_NAME EisenbergMcGuire-PT-05-CTLFireability-09
FORMULA_NAME EisenbergMcGuire-PT-05-CTLFireability-10
FORMULA_NAME EisenbergMcGuire-PT-05-CTLFireability-11
FORMULA_NAME EisenbergMcGuire-PT-05-CTLFireability-12
FORMULA_NAME EisenbergMcGuire-PT-05-CTLFireability-13
FORMULA_NAME EisenbergMcGuire-PT-05-CTLFireability-14
FORMULA_NAME EisenbergMcGuire-PT-05-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1680818719595

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=EisenbergMcGuire-PT-05
Applying reductions before tool lola
Invoking reducer
Running Version 202304061127
[2023-04-06 22:05:21] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-04-06 22:05:21] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-04-06 22:05:21] [INFO ] Load time of PNML (sax parser for PT used): 77 ms
[2023-04-06 22:05:21] [INFO ] Transformed 295 places.
[2023-04-06 22:05:21] [INFO ] Transformed 800 transitions.
[2023-04-06 22:05:21] [INFO ] Found NUPN structural information;
[2023-04-06 22:05:21] [INFO ] Parsed PT model containing 295 places and 800 transitions and 3600 arcs in 179 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 10 ms.
Support contains 115 out of 295 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 295/295 places, 800/800 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 289 transition count 770
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 289 transition count 770
Applied a total of 12 rules in 49 ms. Remains 289 /295 variables (removed 6) and now considering 770/800 (removed 30) transitions.
[2023-04-06 22:05:21] [INFO ] Flow matrix only has 435 transitions (discarded 335 similar events)
// Phase 1: matrix 435 rows 289 cols
[2023-04-06 22:05:21] [INFO ] Computed 16 invariants in 13 ms
[2023-04-06 22:05:21] [INFO ] Implicit Places using invariants in 260 ms returned []
[2023-04-06 22:05:22] [INFO ] Flow matrix only has 435 transitions (discarded 335 similar events)
[2023-04-06 22:05:22] [INFO ] Invariant cache hit.
[2023-04-06 22:05:22] [INFO ] State equation strengthened by 172 read => feed constraints.
[2023-04-06 22:05:22] [INFO ] Implicit Places using invariants and state equation in 497 ms returned []
Implicit Place search using SMT with State Equation took 819 ms to find 0 implicit places.
[2023-04-06 22:05:22] [INFO ] Flow matrix only has 435 transitions (discarded 335 similar events)
[2023-04-06 22:05:22] [INFO ] Invariant cache hit.
[2023-04-06 22:05:22] [INFO ] Dead Transitions using invariants and state equation in 328 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 289/295 places, 770/800 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1202 ms. Remains : 289/295 places, 770/800 transitions.
Support contains 115 out of 289 places after structural reductions.
[2023-04-06 22:05:23] [INFO ] Flatten gal took : 91 ms
[2023-04-06 22:05:23] [INFO ] Flatten gal took : 53 ms
[2023-04-06 22:05:23] [INFO ] Input system was already deterministic with 770 transitions.
Support contains 109 out of 289 places (down from 115) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 410 ms. (steps per millisecond=24 ) properties (out of 99) seen :30
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 69) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 68) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 67) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 67) seen :0
Running SMT prover for 67 properties.
[2023-04-06 22:05:24] [INFO ] Flow matrix only has 435 transitions (discarded 335 similar events)
[2023-04-06 22:05:24] [INFO ] Invariant cache hit.
[2023-04-06 22:05:24] [INFO ] [Real]Absence check using 11 positive place invariants in 6 ms returned sat
[2023-04-06 22:05:24] [INFO ] [Real]Absence check using 11 positive and 5 generalized place invariants in 3 ms returned sat
[2023-04-06 22:05:25] [INFO ] After 1187ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0 real:65
[2023-04-06 22:05:25] [INFO ] [Nat]Absence check using 11 positive place invariants in 6 ms returned sat
[2023-04-06 22:05:25] [INFO ] [Nat]Absence check using 11 positive and 5 generalized place invariants in 3 ms returned sat
[2023-04-06 22:05:27] [INFO ] After 1144ms SMT Verify possible using state equation in natural domain returned unsat :4 sat :63
[2023-04-06 22:05:27] [INFO ] State equation strengthened by 172 read => feed constraints.
[2023-04-06 22:05:28] [INFO ] After 1264ms SMT Verify possible using 172 Read/Feed constraints in natural domain returned unsat :4 sat :63
[2023-04-06 22:05:28] [INFO ] Deduced a trap composed of 23 places in 196 ms of which 87 ms to minimize.
[2023-04-06 22:05:28] [INFO ] Deduced a trap composed of 53 places in 108 ms of which 1 ms to minimize.
[2023-04-06 22:05:28] [INFO ] Deduced a trap composed of 3 places in 100 ms of which 1 ms to minimize.
[2023-04-06 22:05:28] [INFO ] Deduced a trap composed of 78 places in 113 ms of which 1 ms to minimize.
[2023-04-06 22:05:29] [INFO ] Deduced a trap composed of 26 places in 102 ms of which 0 ms to minimize.
[2023-04-06 22:05:29] [INFO ] Deduced a trap composed of 90 places in 100 ms of which 0 ms to minimize.
[2023-04-06 22:05:29] [INFO ] Deduced a trap composed of 3 places in 120 ms of which 2 ms to minimize.
[2023-04-06 22:05:29] [INFO ] Deduced a trap composed of 3 places in 60 ms of which 0 ms to minimize.
[2023-04-06 22:05:29] [INFO ] Deduced a trap composed of 29 places in 37 ms of which 0 ms to minimize.
[2023-04-06 22:05:29] [INFO ] Deduced a trap composed of 3 places in 42 ms of which 0 ms to minimize.
[2023-04-06 22:05:29] [INFO ] Trap strengthening (SAT) tested/added 11/10 trap constraints in 1168 ms
[2023-04-06 22:05:29] [INFO ] Deduced a trap composed of 3 places in 70 ms of which 0 ms to minimize.
[2023-04-06 22:05:29] [INFO ] Deduced a trap composed of 17 places in 35 ms of which 0 ms to minimize.
[2023-04-06 22:05:29] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 151 ms
[2023-04-06 22:05:29] [INFO ] Deduced a trap composed of 20 places in 56 ms of which 0 ms to minimize.
[2023-04-06 22:05:29] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 88 ms
[2023-04-06 22:05:30] [INFO ] Deduced a trap composed of 14 places in 48 ms of which 0 ms to minimize.
[2023-04-06 22:05:30] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 85 ms
[2023-04-06 22:05:30] [INFO ] Deduced a trap composed of 23 places in 48 ms of which 0 ms to minimize.
[2023-04-06 22:05:30] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 80 ms
[2023-04-06 22:05:30] [INFO ] Deduced a trap composed of 20 places in 45 ms of which 1 ms to minimize.
[2023-04-06 22:05:30] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 74 ms
[2023-04-06 22:05:30] [INFO ] Deduced a trap composed of 32 places in 48 ms of which 0 ms to minimize.
[2023-04-06 22:05:30] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 79 ms
[2023-04-06 22:05:30] [INFO ] Deduced a trap composed of 27 places in 49 ms of which 0 ms to minimize.
[2023-04-06 22:05:30] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 81 ms
[2023-04-06 22:05:31] [INFO ] Deduced a trap composed of 65 places in 77 ms of which 1 ms to minimize.
[2023-04-06 22:05:31] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 108 ms
[2023-04-06 22:05:31] [INFO ] Deduced a trap composed of 23 places in 85 ms of which 0 ms to minimize.
[2023-04-06 22:05:31] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 124 ms
[2023-04-06 22:05:32] [INFO ] After 5169ms SMT Verify possible using trap constraints in natural domain returned unsat :5 sat :62
Attempting to minimize the solution found.
Minimization took 1482 ms.
[2023-04-06 22:05:33] [INFO ] After 8434ms SMT Verify possible using all constraints in natural domain returned unsat :5 sat :62
Fused 67 Parikh solutions to 62 different solutions.
Parikh walk visited 0 properties in 1095 ms.
Support contains 71 out of 289 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 289/289 places, 770/770 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 289 transition count 768
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 4 place count 287 transition count 768
Performed 62 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 62 Pre rules applied. Total rules applied 4 place count 287 transition count 706
Deduced a syphon composed of 62 places in 2 ms
Reduce places removed 62 places and 0 transitions.
Iterating global reduction 2 with 124 rules applied. Total rules applied 128 place count 225 transition count 706
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 134 place count 219 transition count 676
Iterating global reduction 2 with 6 rules applied. Total rules applied 140 place count 219 transition count 676
Performed 20 Post agglomeration using F-continuation condition.Transition count delta: 20
Deduced a syphon composed of 20 places in 0 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 2 with 40 rules applied. Total rules applied 180 place count 199 transition count 656
Applied a total of 180 rules in 77 ms. Remains 199 /289 variables (removed 90) and now considering 656/770 (removed 114) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 78 ms. Remains : 199/289 places, 656/770 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 193 ms. (steps per millisecond=51 ) properties (out of 62) seen :3
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 59) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 58) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 57) seen :0
Interrupted probabilistic random walk after 345594 steps, run timeout after 3001 ms. (steps per millisecond=115 ) properties seen :{0=1, 3=1, 4=1, 8=1, 15=1, 16=1, 19=1, 20=1, 21=1, 22=1, 24=1, 26=1, 27=1, 32=1, 34=1, 35=1, 36=1, 37=1, 40=1, 43=1, 47=1, 48=1, 51=1, 52=1, 55=1}
Probabilistic random walk after 345594 steps, saw 91401 distinct states, run finished after 3002 ms. (steps per millisecond=115 ) properties seen :25
Running SMT prover for 32 properties.
[2023-04-06 22:05:38] [INFO ] Flow matrix only has 321 transitions (discarded 335 similar events)
// Phase 1: matrix 321 rows 199 cols
[2023-04-06 22:05:38] [INFO ] Computed 16 invariants in 3 ms
[2023-04-06 22:05:38] [INFO ] [Real]Absence check using 11 positive place invariants in 4 ms returned sat
[2023-04-06 22:05:38] [INFO ] [Real]Absence check using 11 positive and 5 generalized place invariants in 2 ms returned sat
[2023-04-06 22:05:38] [INFO ] After 386ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:32
[2023-04-06 22:05:38] [INFO ] [Nat]Absence check using 11 positive place invariants in 5 ms returned sat
[2023-04-06 22:05:38] [INFO ] [Nat]Absence check using 11 positive and 5 generalized place invariants in 2 ms returned sat
[2023-04-06 22:05:39] [INFO ] After 448ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :32
[2023-04-06 22:05:39] [INFO ] State equation strengthened by 148 read => feed constraints.
[2023-04-06 22:05:39] [INFO ] After 481ms SMT Verify possible using 148 Read/Feed constraints in natural domain returned unsat :0 sat :32
[2023-04-06 22:05:40] [INFO ] Deduced a trap composed of 3 places in 63 ms of which 0 ms to minimize.
[2023-04-06 22:05:40] [INFO ] Deduced a trap composed of 22 places in 57 ms of which 1 ms to minimize.
[2023-04-06 22:05:40] [INFO ] Deduced a trap composed of 14 places in 55 ms of which 0 ms to minimize.
[2023-04-06 22:05:40] [INFO ] Deduced a trap composed of 17 places in 44 ms of which 0 ms to minimize.
[2023-04-06 22:05:40] [INFO ] Trap strengthening (SAT) tested/added 5/4 trap constraints in 296 ms
[2023-04-06 22:05:40] [INFO ] Deduced a trap composed of 3 places in 33 ms of which 1 ms to minimize.
[2023-04-06 22:05:40] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 64 ms
[2023-04-06 22:05:40] [INFO ] Deduced a trap composed of 3 places in 35 ms of which 0 ms to minimize.
[2023-04-06 22:05:40] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 60 ms
[2023-04-06 22:05:40] [INFO ] Deduced a trap composed of 30 places in 42 ms of which 1 ms to minimize.
[2023-04-06 22:05:40] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 68 ms
[2023-04-06 22:05:40] [INFO ] Deduced a trap composed of 3 places in 29 ms of which 0 ms to minimize.
[2023-04-06 22:05:40] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 63 ms
[2023-04-06 22:05:40] [INFO ] Deduced a trap composed of 3 places in 37 ms of which 1 ms to minimize.
[2023-04-06 22:05:40] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 61 ms
[2023-04-06 22:05:40] [INFO ] Deduced a trap composed of 17 places in 33 ms of which 0 ms to minimize.
[2023-04-06 22:05:40] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 53 ms
[2023-04-06 22:05:40] [INFO ] Deduced a trap composed of 36 places in 67 ms of which 0 ms to minimize.
[2023-04-06 22:05:40] [INFO ] Deduced a trap composed of 28 places in 67 ms of which 1 ms to minimize.
[2023-04-06 22:05:41] [INFO ] Deduced a trap composed of 11 places in 59 ms of which 1 ms to minimize.
[2023-04-06 22:05:41] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 245 ms
[2023-04-06 22:05:41] [INFO ] Deduced a trap composed of 15 places in 53 ms of which 5 ms to minimize.
[2023-04-06 22:05:41] [INFO ] Deduced a trap composed of 17 places in 37 ms of which 0 ms to minimize.
[2023-04-06 22:05:41] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 136 ms
[2023-04-06 22:05:41] [INFO ] Deduced a trap composed of 27 places in 37 ms of which 1 ms to minimize.
[2023-04-06 22:05:41] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 62 ms
[2023-04-06 22:05:41] [INFO ] After 2257ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :32
Attempting to minimize the solution found.
Minimization took 512 ms.
[2023-04-06 22:05:42] [INFO ] After 3465ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :32
Parikh walk visited 0 properties in 285 ms.
Support contains 46 out of 199 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 199/199 places, 656/656 transitions.
Performed 12 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 12 Pre rules applied. Total rules applied 0 place count 199 transition count 644
Deduced a syphon composed of 12 places in 1 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 0 with 24 rules applied. Total rules applied 24 place count 187 transition count 644
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 31 place count 180 transition count 609
Iterating global reduction 0 with 7 rules applied. Total rules applied 38 place count 180 transition count 609
Applied a total of 38 rules in 44 ms. Remains 180 /199 variables (removed 19) and now considering 609/656 (removed 47) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 44 ms. Remains : 180/199 places, 609/656 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 259 ms. (steps per millisecond=38 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Interrupted probabilistic random walk after 416532 steps, run timeout after 3001 ms. (steps per millisecond=138 ) properties seen :{10=1, 12=1, 14=1, 17=1, 19=1, 25=1}
Probabilistic random walk after 416532 steps, saw 88510 distinct states, run finished after 3001 ms. (steps per millisecond=138 ) properties seen :6
Running SMT prover for 26 properties.
[2023-04-06 22:05:46] [INFO ] Flow matrix only has 274 transitions (discarded 335 similar events)
// Phase 1: matrix 274 rows 180 cols
[2023-04-06 22:05:46] [INFO ] Computed 16 invariants in 5 ms
[2023-04-06 22:05:46] [INFO ] [Real]Absence check using 11 positive place invariants in 4 ms returned sat
[2023-04-06 22:05:46] [INFO ] [Real]Absence check using 11 positive and 5 generalized place invariants in 2 ms returned sat
[2023-04-06 22:05:46] [INFO ] After 325ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:26
[2023-04-06 22:05:46] [INFO ] [Nat]Absence check using 11 positive place invariants in 4 ms returned sat
[2023-04-06 22:05:46] [INFO ] [Nat]Absence check using 11 positive and 5 generalized place invariants in 2 ms returned sat
[2023-04-06 22:05:46] [INFO ] After 348ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :26
[2023-04-06 22:05:46] [INFO ] State equation strengthened by 120 read => feed constraints.
[2023-04-06 22:05:47] [INFO ] After 368ms SMT Verify possible using 120 Read/Feed constraints in natural domain returned unsat :0 sat :26
[2023-04-06 22:05:47] [INFO ] Deduced a trap composed of 3 places in 43 ms of which 0 ms to minimize.
[2023-04-06 22:05:47] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 62 ms
[2023-04-06 22:05:47] [INFO ] Deduced a trap composed of 3 places in 52 ms of which 0 ms to minimize.
[2023-04-06 22:05:47] [INFO ] Deduced a trap composed of 3 places in 46 ms of which 0 ms to minimize.
[2023-04-06 22:05:47] [INFO ] Deduced a trap composed of 3 places in 34 ms of which 1 ms to minimize.
[2023-04-06 22:05:47] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 173 ms
[2023-04-06 22:05:47] [INFO ] Deduced a trap composed of 15 places in 44 ms of which 0 ms to minimize.
[2023-04-06 22:05:47] [INFO ] Deduced a trap composed of 3 places in 33 ms of which 0 ms to minimize.
[2023-04-06 22:05:47] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 114 ms
[2023-04-06 22:05:47] [INFO ] Deduced a trap composed of 13 places in 34 ms of which 1 ms to minimize.
[2023-04-06 22:05:47] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 57 ms
[2023-04-06 22:05:47] [INFO ] Deduced a trap composed of 29 places in 43 ms of which 0 ms to minimize.
[2023-04-06 22:05:47] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 64 ms
[2023-04-06 22:05:47] [INFO ] Deduced a trap composed of 16 places in 58 ms of which 0 ms to minimize.
[2023-04-06 22:05:48] [INFO ] Deduced a trap composed of 11 places in 42 ms of which 0 ms to minimize.
[2023-04-06 22:05:48] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 134 ms
[2023-04-06 22:05:48] [INFO ] Deduced a trap composed of 20 places in 44 ms of which 0 ms to minimize.
[2023-04-06 22:05:48] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 71 ms
[2023-04-06 22:05:48] [INFO ] Deduced a trap composed of 24 places in 50 ms of which 0 ms to minimize.
[2023-04-06 22:05:48] [INFO ] Deduced a trap composed of 32 places in 37 ms of which 0 ms to minimize.
[2023-04-06 22:05:48] [INFO ] Deduced a trap composed of 17 places in 40 ms of which 1 ms to minimize.
[2023-04-06 22:05:48] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 191 ms
[2023-04-06 22:05:48] [INFO ] Deduced a trap composed of 23 places in 46 ms of which 0 ms to minimize.
[2023-04-06 22:05:48] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 65 ms
[2023-04-06 22:05:48] [INFO ] After 1796ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :26
Attempting to minimize the solution found.
Minimization took 380 ms.
[2023-04-06 22:05:49] [INFO ] After 2721ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :26
Parikh walk visited 0 properties in 99 ms.
Support contains 38 out of 180 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 180/180 places, 609/609 transitions.
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 2 Pre rules applied. Total rules applied 0 place count 180 transition count 607
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 4 place count 178 transition count 607
Applied a total of 4 rules in 17 ms. Remains 178 /180 variables (removed 2) and now considering 607/609 (removed 2) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 17 ms. Remains : 178/180 places, 607/609 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 179 ms. (steps per millisecond=55 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 26) seen :0
Interrupted probabilistic random walk after 443850 steps, run timeout after 3001 ms. (steps per millisecond=147 ) properties seen :{3=1, 7=1, 12=1, 13=1, 20=1}
Probabilistic random walk after 443850 steps, saw 92467 distinct states, run finished after 3001 ms. (steps per millisecond=147 ) properties seen :5
Running SMT prover for 21 properties.
[2023-04-06 22:05:52] [INFO ] Flow matrix only has 272 transitions (discarded 335 similar events)
// Phase 1: matrix 272 rows 178 cols
[2023-04-06 22:05:52] [INFO ] Computed 16 invariants in 6 ms
[2023-04-06 22:05:52] [INFO ] [Real]Absence check using 11 positive place invariants in 4 ms returned sat
[2023-04-06 22:05:52] [INFO ] [Real]Absence check using 11 positive and 5 generalized place invariants in 2 ms returned sat
[2023-04-06 22:05:52] [INFO ] After 358ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:21
[2023-04-06 22:05:52] [INFO ] [Nat]Absence check using 11 positive place invariants in 4 ms returned sat
[2023-04-06 22:05:52] [INFO ] [Nat]Absence check using 11 positive and 5 generalized place invariants in 2 ms returned sat
[2023-04-06 22:05:53] [INFO ] After 290ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :21
[2023-04-06 22:05:53] [INFO ] State equation strengthened by 120 read => feed constraints.
[2023-04-06 22:05:53] [INFO ] After 294ms SMT Verify possible using 120 Read/Feed constraints in natural domain returned unsat :0 sat :21
[2023-04-06 22:05:53] [INFO ] Deduced a trap composed of 3 places in 54 ms of which 0 ms to minimize.
[2023-04-06 22:05:53] [INFO ] Deduced a trap composed of 13 places in 42 ms of which 0 ms to minimize.
[2023-04-06 22:05:53] [INFO ] Deduced a trap composed of 3 places in 49 ms of which 2 ms to minimize.
[2023-04-06 22:05:53] [INFO ] Deduced a trap composed of 3 places in 38 ms of which 0 ms to minimize.
[2023-04-06 22:05:53] [INFO ] Deduced a trap composed of 3 places in 29 ms of which 0 ms to minimize.
[2023-04-06 22:05:53] [INFO ] Trap strengthening (SAT) tested/added 6/5 trap constraints in 303 ms
[2023-04-06 22:05:54] [INFO ] Deduced a trap composed of 3 places in 36 ms of which 1 ms to minimize.
[2023-04-06 22:05:54] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 60 ms
[2023-04-06 22:05:54] [INFO ] Deduced a trap composed of 19 places in 42 ms of which 0 ms to minimize.
[2023-04-06 22:05:54] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 69 ms
[2023-04-06 22:05:54] [INFO ] Deduced a trap composed of 22 places in 42 ms of which 0 ms to minimize.
[2023-04-06 22:05:54] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 65 ms
[2023-04-06 22:05:54] [INFO ] Deduced a trap composed of 24 places in 51 ms of which 0 ms to minimize.
[2023-04-06 22:05:54] [INFO ] Deduced a trap composed of 17 places in 40 ms of which 0 ms to minimize.
[2023-04-06 22:05:54] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 123 ms
[2023-04-06 22:05:54] [INFO ] Deduced a trap composed of 42 places in 60 ms of which 0 ms to minimize.
[2023-04-06 22:05:54] [INFO ] Deduced a trap composed of 33 places in 36 ms of which 0 ms to minimize.
[2023-04-06 22:05:54] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 140 ms
[2023-04-06 22:05:54] [INFO ] Deduced a trap composed of 15 places in 46 ms of which 0 ms to minimize.
[2023-04-06 22:05:54] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 69 ms
[2023-04-06 22:05:54] [INFO ] Deduced a trap composed of 17 places in 50 ms of which 2 ms to minimize.
[2023-04-06 22:05:54] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 76 ms
[2023-04-06 22:05:54] [INFO ] After 1606ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :21
Attempting to minimize the solution found.
Minimization took 320 ms.
[2023-04-06 22:05:55] [INFO ] After 2388ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :21
Parikh walk visited 0 properties in 75 ms.
Support contains 32 out of 178 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 178/178 places, 607/607 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 177 transition count 602
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 177 transition count 602
Applied a total of 2 rules in 15 ms. Remains 177 /178 variables (removed 1) and now considering 602/607 (removed 5) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 15 ms. Remains : 177/178 places, 602/607 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 237 ms. (steps per millisecond=42 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 21) seen :0
Interrupted probabilistic random walk after 401880 steps, run timeout after 3001 ms. (steps per millisecond=133 ) properties seen :{10=1}
Probabilistic random walk after 401880 steps, saw 85040 distinct states, run finished after 3001 ms. (steps per millisecond=133 ) properties seen :1
Running SMT prover for 20 properties.
[2023-04-06 22:05:58] [INFO ] Flow matrix only has 267 transitions (discarded 335 similar events)
// Phase 1: matrix 267 rows 177 cols
[2023-04-06 22:05:58] [INFO ] Computed 16 invariants in 1 ms
[2023-04-06 22:05:58] [INFO ] [Real]Absence check using 11 positive place invariants in 4 ms returned sat
[2023-04-06 22:05:58] [INFO ] [Real]Absence check using 11 positive and 5 generalized place invariants in 2 ms returned sat
[2023-04-06 22:05:59] [INFO ] After 304ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:20
[2023-04-06 22:05:59] [INFO ] [Nat]Absence check using 11 positive place invariants in 3 ms returned sat
[2023-04-06 22:05:59] [INFO ] [Nat]Absence check using 11 positive and 5 generalized place invariants in 2 ms returned sat
[2023-04-06 22:05:59] [INFO ] After 269ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :20
[2023-04-06 22:05:59] [INFO ] State equation strengthened by 116 read => feed constraints.
[2023-04-06 22:05:59] [INFO ] After 268ms SMT Verify possible using 116 Read/Feed constraints in natural domain returned unsat :0 sat :20
[2023-04-06 22:05:59] [INFO ] Deduced a trap composed of 3 places in 79 ms of which 0 ms to minimize.
[2023-04-06 22:05:59] [INFO ] Deduced a trap composed of 3 places in 57 ms of which 0 ms to minimize.
[2023-04-06 22:05:59] [INFO ] Deduced a trap composed of 3 places in 48 ms of which 0 ms to minimize.
[2023-04-06 22:06:00] [INFO ] Deduced a trap composed of 19 places in 52 ms of which 0 ms to minimize.
[2023-04-06 22:06:00] [INFO ] Deduced a trap composed of 15 places in 54 ms of which 1 ms to minimize.
[2023-04-06 22:06:00] [INFO ] Deduced a trap composed of 33 places in 37 ms of which 1 ms to minimize.
[2023-04-06 22:06:00] [INFO ] Trap strengthening (SAT) tested/added 7/6 trap constraints in 421 ms
[2023-04-06 22:06:00] [INFO ] Deduced a trap composed of 3 places in 29 ms of which 1 ms to minimize.
[2023-04-06 22:06:00] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 50 ms
[2023-04-06 22:06:00] [INFO ] Deduced a trap composed of 3 places in 33 ms of which 0 ms to minimize.
[2023-04-06 22:06:00] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 59 ms
[2023-04-06 22:06:00] [INFO ] Deduced a trap composed of 11 places in 39 ms of which 0 ms to minimize.
[2023-04-06 22:06:00] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 65 ms
[2023-04-06 22:06:00] [INFO ] Deduced a trap composed of 41 places in 69 ms of which 1 ms to minimize.
[2023-04-06 22:06:00] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 89 ms
[2023-04-06 22:06:00] [INFO ] Deduced a trap composed of 22 places in 57 ms of which 0 ms to minimize.
[2023-04-06 22:06:00] [INFO ] Deduced a trap composed of 19 places in 45 ms of which 1 ms to minimize.
[2023-04-06 22:06:00] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 137 ms
[2023-04-06 22:06:00] [INFO ] Deduced a trap composed of 17 places in 43 ms of which 0 ms to minimize.
[2023-04-06 22:06:00] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 67 ms
[2023-04-06 22:06:00] [INFO ] Deduced a trap composed of 58 places in 70 ms of which 0 ms to minimize.
[2023-04-06 22:06:00] [INFO ] Deduced a trap composed of 15 places in 55 ms of which 1 ms to minimize.
[2023-04-06 22:06:01] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 164 ms
[2023-04-06 22:06:01] [INFO ] Deduced a trap composed of 21 places in 42 ms of which 0 ms to minimize.
[2023-04-06 22:06:01] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 68 ms
[2023-04-06 22:06:01] [INFO ] After 1748ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :20
Attempting to minimize the solution found.
Minimization took 288 ms.
[2023-04-06 22:06:01] [INFO ] After 2462ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :20
Parikh walk visited 0 properties in 109 ms.
Support contains 32 out of 177 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 177/177 places, 602/602 transitions.
Applied a total of 0 rules in 18 ms. Remains 177 /177 variables (removed 0) and now considering 602/602 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 18 ms. Remains : 177/177 places, 602/602 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 352 ms. (steps per millisecond=28 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 20) seen :0
Interrupted probabilistic random walk after 396162 steps, run timeout after 3001 ms. (steps per millisecond=132 ) properties seen :{}
Probabilistic random walk after 396162 steps, saw 83906 distinct states, run finished after 3002 ms. (steps per millisecond=131 ) properties seen :0
Running SMT prover for 20 properties.
[2023-04-06 22:06:05] [INFO ] Flow matrix only has 267 transitions (discarded 335 similar events)
[2023-04-06 22:06:05] [INFO ] Invariant cache hit.
[2023-04-06 22:06:05] [INFO ] [Real]Absence check using 11 positive place invariants in 4 ms returned sat
[2023-04-06 22:06:05] [INFO ] [Real]Absence check using 11 positive and 5 generalized place invariants in 2 ms returned sat
[2023-04-06 22:06:05] [INFO ] After 347ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:20
[2023-04-06 22:06:05] [INFO ] [Nat]Absence check using 11 positive place invariants in 3 ms returned sat
[2023-04-06 22:06:05] [INFO ] [Nat]Absence check using 11 positive and 5 generalized place invariants in 2 ms returned sat
[2023-04-06 22:06:05] [INFO ] After 258ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :20
[2023-04-06 22:06:05] [INFO ] State equation strengthened by 116 read => feed constraints.
[2023-04-06 22:06:06] [INFO ] After 257ms SMT Verify possible using 116 Read/Feed constraints in natural domain returned unsat :0 sat :20
[2023-04-06 22:06:06] [INFO ] Deduced a trap composed of 15 places in 63 ms of which 0 ms to minimize.
[2023-04-06 22:06:06] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 83 ms
[2023-04-06 22:06:06] [INFO ] Deduced a trap composed of 28 places in 62 ms of which 0 ms to minimize.
[2023-04-06 22:06:06] [INFO ] Deduced a trap composed of 3 places in 56 ms of which 0 ms to minimize.
[2023-04-06 22:06:06] [INFO ] Deduced a trap composed of 3 places in 72 ms of which 0 ms to minimize.
[2023-04-06 22:06:06] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 231 ms
[2023-04-06 22:06:06] [INFO ] Deduced a trap composed of 3 places in 31 ms of which 0 ms to minimize.
[2023-04-06 22:06:06] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 50 ms
[2023-04-06 22:06:06] [INFO ] Deduced a trap composed of 43 places in 70 ms of which 0 ms to minimize.
[2023-04-06 22:06:06] [INFO ] Deduced a trap composed of 3 places in 36 ms of which 0 ms to minimize.
[2023-04-06 22:06:06] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 141 ms
[2023-04-06 22:06:06] [INFO ] Deduced a trap composed of 3 places in 46 ms of which 0 ms to minimize.
[2023-04-06 22:06:06] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 65 ms
[2023-04-06 22:06:06] [INFO ] Deduced a trap composed of 15 places in 38 ms of which 0 ms to minimize.
[2023-04-06 22:06:06] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 63 ms
[2023-04-06 22:06:06] [INFO ] Deduced a trap composed of 33 places in 37 ms of which 0 ms to minimize.
[2023-04-06 22:06:06] [INFO ] Deduced a trap composed of 19 places in 37 ms of which 0 ms to minimize.
[2023-04-06 22:06:06] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 115 ms
[2023-04-06 22:06:07] [INFO ] Deduced a trap composed of 13 places in 31 ms of which 0 ms to minimize.
[2023-04-06 22:06:07] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 56 ms
[2023-04-06 22:06:07] [INFO ] Deduced a trap composed of 24 places in 38 ms of which 0 ms to minimize.
[2023-04-06 22:06:07] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 62 ms
[2023-04-06 22:06:07] [INFO ] Deduced a trap composed of 22 places in 39 ms of which 1 ms to minimize.
[2023-04-06 22:06:07] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 65 ms
[2023-04-06 22:06:07] [INFO ] Deduced a trap composed of 11 places in 44 ms of which 0 ms to minimize.
[2023-04-06 22:06:07] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 66 ms
[2023-04-06 22:06:07] [INFO ] After 1588ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :20
Attempting to minimize the solution found.
Minimization took 287 ms.
[2023-04-06 22:06:07] [INFO ] After 2284ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :20
Parikh walk visited 0 properties in 60 ms.
Support contains 32 out of 177 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 177/177 places, 602/602 transitions.
Applied a total of 0 rules in 12 ms. Remains 177 /177 variables (removed 0) and now considering 602/602 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 12 ms. Remains : 177/177 places, 602/602 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 177/177 places, 602/602 transitions.
Applied a total of 0 rules in 11 ms. Remains 177 /177 variables (removed 0) and now considering 602/602 (removed 0) transitions.
[2023-04-06 22:06:07] [INFO ] Flow matrix only has 267 transitions (discarded 335 similar events)
[2023-04-06 22:06:07] [INFO ] Invariant cache hit.
[2023-04-06 22:06:07] [INFO ] Implicit Places using invariants in 91 ms returned []
[2023-04-06 22:06:07] [INFO ] Flow matrix only has 267 transitions (discarded 335 similar events)
[2023-04-06 22:06:07] [INFO ] Invariant cache hit.
[2023-04-06 22:06:07] [INFO ] State equation strengthened by 116 read => feed constraints.
[2023-04-06 22:06:08] [INFO ] Implicit Places using invariants and state equation in 293 ms returned []
Implicit Place search using SMT with State Equation took 386 ms to find 0 implicit places.
[2023-04-06 22:06:08] [INFO ] Redundant transitions in 40 ms returned []
[2023-04-06 22:06:08] [INFO ] Flow matrix only has 267 transitions (discarded 335 similar events)
[2023-04-06 22:06:08] [INFO ] Invariant cache hit.
[2023-04-06 22:06:08] [INFO ] Dead Transitions using invariants and state equation in 191 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 645 ms. Remains : 177/177 places, 602/602 transitions.
Graph (trivial) has 382 edges and 177 vertex of which 24 / 177 are part of one of the 5 SCC in 9 ms
Free SCC test removed 19 places
Drop transitions removed 71 transitions
Ensure Unique test removed 321 transitions
Reduce isomorphic transitions removed 392 transitions.
Drop transitions removed 24 transitions
Trivial Post-agglo rules discarded 24 transitions
Performed 24 trivial Post agglomeration. Transition count delta: 24
Iterating post reduction 0 with 24 rules applied. Total rules applied 25 place count 158 transition count 186
Reduce places removed 24 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 26 rules applied. Total rules applied 51 place count 134 transition count 184
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 53 place count 132 transition count 184
Performed 10 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 10 Pre rules applied. Total rules applied 53 place count 132 transition count 174
Deduced a syphon composed of 10 places in 0 ms
Ensure Unique test removed 4 places
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 3 with 24 rules applied. Total rules applied 77 place count 118 transition count 174
Performed 27 Post agglomeration using F-continuation condition.Transition count delta: 27
Deduced a syphon composed of 27 places in 0 ms
Reduce places removed 27 places and 0 transitions.
Iterating global reduction 3 with 54 rules applied. Total rules applied 131 place count 91 transition count 147
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 3 with 5 rules applied. Total rules applied 136 place count 91 transition count 142
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: -57
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 4 with 12 rules applied. Total rules applied 148 place count 85 transition count 199
Drop transitions removed 1 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 150 place count 85 transition count 197
Drop transitions removed 7 transitions
Redundant transition composition rules discarded 7 transitions
Iterating global reduction 5 with 7 rules applied. Total rules applied 157 place count 85 transition count 190
Free-agglomeration rule applied 10 times.
Iterating global reduction 5 with 10 rules applied. Total rules applied 167 place count 85 transition count 180
Reduce places removed 10 places and 0 transitions.
Iterating post reduction 5 with 10 rules applied. Total rules applied 177 place count 75 transition count 180
Partial Free-agglomeration rule applied 13 times.
Drop transitions removed 13 transitions
Iterating global reduction 6 with 13 rules applied. Total rules applied 190 place count 75 transition count 180
Applied a total of 190 rules in 34 ms. Remains 75 /177 variables (removed 102) and now considering 180/602 (removed 422) transitions.
Running SMT prover for 20 properties.
// Phase 1: matrix 180 rows 75 cols
[2023-04-06 22:06:08] [INFO ] Computed 12 invariants in 2 ms
[2023-04-06 22:06:08] [INFO ] [Real]Absence check using 11 positive place invariants in 2 ms returned sat
[2023-04-06 22:06:08] [INFO ] [Real]Absence check using 11 positive and 1 generalized place invariants in 1 ms returned sat
[2023-04-06 22:06:08] [INFO ] After 226ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:20
[2023-04-06 22:06:08] [INFO ] [Nat]Absence check using 11 positive place invariants in 1 ms returned sat
[2023-04-06 22:06:08] [INFO ] [Nat]Absence check using 11 positive and 1 generalized place invariants in 1 ms returned sat
[2023-04-06 22:06:08] [INFO ] After 192ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :20
[2023-04-06 22:06:08] [INFO ] State equation strengthened by 1 read => feed constraints.
[2023-04-06 22:06:09] [INFO ] After 162ms SMT Verify possible using 1 Read/Feed constraints in natural domain returned unsat :0 sat :20
[2023-04-06 22:06:09] [INFO ] Deduced a trap composed of 3 places in 27 ms of which 1 ms to minimize.
[2023-04-06 22:06:09] [INFO ] Deduced a trap composed of 3 places in 17 ms of which 1 ms to minimize.
[2023-04-06 22:06:09] [INFO ] Deduced a trap composed of 2 places in 16 ms of which 1 ms to minimize.
[2023-04-06 22:06:09] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 89 ms
[2023-04-06 22:06:09] [INFO ] Deduced a trap composed of 4 places in 19 ms of which 1 ms to minimize.
[2023-04-06 22:06:09] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 32 ms
[2023-04-06 22:06:09] [INFO ] Deduced a trap composed of 3 places in 22 ms of which 1 ms to minimize.
[2023-04-06 22:06:09] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 35 ms
[2023-04-06 22:06:09] [INFO ] After 544ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :20
Attempting to minimize the solution found.
Minimization took 168 ms.
[2023-04-06 22:06:09] [INFO ] After 993ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :20
Successfully simplified 5 atomic propositions for a total of 16 simplifications.
[2023-04-06 22:06:09] [INFO ] Flatten gal took : 31 ms
[2023-04-06 22:06:09] [INFO ] Flatten gal took : 32 ms
[2023-04-06 22:06:09] [INFO ] Input system was already deterministic with 770 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 289/289 places, 770/770 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 289 transition count 765
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 1 with 5 rules applied. Total rules applied 10 place count 284 transition count 765
Performed 79 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 79 Pre rules applied. Total rules applied 10 place count 284 transition count 686
Deduced a syphon composed of 79 places in 1 ms
Reduce places removed 79 places and 0 transitions.
Iterating global reduction 2 with 158 rules applied. Total rules applied 168 place count 205 transition count 686
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 182 place count 191 transition count 616
Iterating global reduction 2 with 14 rules applied. Total rules applied 196 place count 191 transition count 616
Performed 20 Post agglomeration using F-continuation condition.Transition count delta: 20
Deduced a syphon composed of 20 places in 0 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 2 with 40 rules applied. Total rules applied 236 place count 171 transition count 596
Applied a total of 236 rules in 50 ms. Remains 171 /289 variables (removed 118) and now considering 596/770 (removed 174) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 51 ms. Remains : 171/289 places, 596/770 transitions.
[2023-04-06 22:06:09] [INFO ] Flatten gal took : 22 ms
[2023-04-06 22:06:09] [INFO ] Flatten gal took : 20 ms
[2023-04-06 22:06:09] [INFO ] Input system was already deterministic with 596 transitions.
Starting structural reductions in LTL mode, iteration 0 : 289/289 places, 770/770 transitions.
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 13 place count 276 transition count 705
Iterating global reduction 0 with 13 rules applied. Total rules applied 26 place count 276 transition count 705
Applied a total of 26 rules in 9 ms. Remains 276 /289 variables (removed 13) and now considering 705/770 (removed 65) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 276/289 places, 705/770 transitions.
[2023-04-06 22:06:10] [INFO ] Flatten gal took : 19 ms
[2023-04-06 22:06:10] [INFO ] Flatten gal took : 20 ms
[2023-04-06 22:06:10] [INFO ] Input system was already deterministic with 705 transitions.
Starting structural reductions in LTL mode, iteration 0 : 289/289 places, 770/770 transitions.
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 11 place count 278 transition count 715
Iterating global reduction 0 with 11 rules applied. Total rules applied 22 place count 278 transition count 715
Applied a total of 22 rules in 9 ms. Remains 278 /289 variables (removed 11) and now considering 715/770 (removed 55) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 278/289 places, 715/770 transitions.
[2023-04-06 22:06:10] [INFO ] Flatten gal took : 19 ms
[2023-04-06 22:06:10] [INFO ] Flatten gal took : 20 ms
[2023-04-06 22:06:10] [INFO ] Input system was already deterministic with 715 transitions.
Starting structural reductions in LTL mode, iteration 0 : 289/289 places, 770/770 transitions.
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 13 place count 276 transition count 705
Iterating global reduction 0 with 13 rules applied. Total rules applied 26 place count 276 transition count 705
Applied a total of 26 rules in 8 ms. Remains 276 /289 variables (removed 13) and now considering 705/770 (removed 65) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 276/289 places, 705/770 transitions.
[2023-04-06 22:06:10] [INFO ] Flatten gal took : 17 ms
[2023-04-06 22:06:10] [INFO ] Flatten gal took : 18 ms
[2023-04-06 22:06:10] [INFO ] Input system was already deterministic with 705 transitions.
Starting structural reductions in LTL mode, iteration 0 : 289/289 places, 770/770 transitions.
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 13 place count 276 transition count 705
Iterating global reduction 0 with 13 rules applied. Total rules applied 26 place count 276 transition count 705
Applied a total of 26 rules in 9 ms. Remains 276 /289 variables (removed 13) and now considering 705/770 (removed 65) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 276/289 places, 705/770 transitions.
[2023-04-06 22:06:10] [INFO ] Flatten gal took : 17 ms
[2023-04-06 22:06:10] [INFO ] Flatten gal took : 18 ms
[2023-04-06 22:06:10] [INFO ] Input system was already deterministic with 705 transitions.
Starting structural reductions in LTL mode, iteration 0 : 289/289 places, 770/770 transitions.
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 13 place count 276 transition count 705
Iterating global reduction 0 with 13 rules applied. Total rules applied 26 place count 276 transition count 705
Applied a total of 26 rules in 7 ms. Remains 276 /289 variables (removed 13) and now considering 705/770 (removed 65) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 276/289 places, 705/770 transitions.
[2023-04-06 22:06:10] [INFO ] Flatten gal took : 16 ms
[2023-04-06 22:06:10] [INFO ] Flatten gal took : 18 ms
[2023-04-06 22:06:10] [INFO ] Input system was already deterministic with 705 transitions.
Starting structural reductions in LTL mode, iteration 0 : 289/289 places, 770/770 transitions.
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 10 place count 279 transition count 720
Iterating global reduction 0 with 10 rules applied. Total rules applied 20 place count 279 transition count 720
Applied a total of 20 rules in 9 ms. Remains 279 /289 variables (removed 10) and now considering 720/770 (removed 50) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 279/289 places, 720/770 transitions.
[2023-04-06 22:06:10] [INFO ] Flatten gal took : 16 ms
[2023-04-06 22:06:10] [INFO ] Flatten gal took : 23 ms
[2023-04-06 22:06:10] [INFO ] Input system was already deterministic with 720 transitions.
Starting structural reductions in LTL mode, iteration 0 : 289/289 places, 770/770 transitions.
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 14 place count 275 transition count 700
Iterating global reduction 0 with 14 rules applied. Total rules applied 28 place count 275 transition count 700
Applied a total of 28 rules in 8 ms. Remains 275 /289 variables (removed 14) and now considering 700/770 (removed 70) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 275/289 places, 700/770 transitions.
[2023-04-06 22:06:10] [INFO ] Flatten gal took : 15 ms
[2023-04-06 22:06:10] [INFO ] Flatten gal took : 16 ms
[2023-04-06 22:06:10] [INFO ] Input system was already deterministic with 700 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 289/289 places, 770/770 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 289 transition count 767
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 6 place count 286 transition count 767
Performed 76 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 76 Pre rules applied. Total rules applied 6 place count 286 transition count 691
Deduced a syphon composed of 76 places in 0 ms
Reduce places removed 76 places and 0 transitions.
Iterating global reduction 2 with 152 rules applied. Total rules applied 158 place count 210 transition count 691
Discarding 13 places :
Symmetric choice reduction at 2 with 13 rule applications. Total rules 171 place count 197 transition count 626
Iterating global reduction 2 with 13 rules applied. Total rules applied 184 place count 197 transition count 626
Performed 20 Post agglomeration using F-continuation condition.Transition count delta: 20
Deduced a syphon composed of 20 places in 1 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 2 with 40 rules applied. Total rules applied 224 place count 177 transition count 606
Applied a total of 224 rules in 37 ms. Remains 177 /289 variables (removed 112) and now considering 606/770 (removed 164) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 37 ms. Remains : 177/289 places, 606/770 transitions.
[2023-04-06 22:06:10] [INFO ] Flatten gal took : 14 ms
[2023-04-06 22:06:10] [INFO ] Flatten gal took : 15 ms
[2023-04-06 22:06:10] [INFO ] Input system was already deterministic with 606 transitions.
Starting structural reductions in LTL mode, iteration 0 : 289/289 places, 770/770 transitions.
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 14 place count 275 transition count 700
Iterating global reduction 0 with 14 rules applied. Total rules applied 28 place count 275 transition count 700
Applied a total of 28 rules in 5 ms. Remains 275 /289 variables (removed 14) and now considering 700/770 (removed 70) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 275/289 places, 700/770 transitions.
[2023-04-06 22:06:10] [INFO ] Flatten gal took : 15 ms
[2023-04-06 22:06:10] [INFO ] Flatten gal took : 16 ms
[2023-04-06 22:06:10] [INFO ] Input system was already deterministic with 700 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 289/289 places, 770/770 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 289 transition count 765
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 1 with 5 rules applied. Total rules applied 10 place count 284 transition count 765
Performed 80 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 80 Pre rules applied. Total rules applied 10 place count 284 transition count 685
Deduced a syphon composed of 80 places in 0 ms
Reduce places removed 80 places and 0 transitions.
Iterating global reduction 2 with 160 rules applied. Total rules applied 170 place count 204 transition count 685
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 184 place count 190 transition count 615
Iterating global reduction 2 with 14 rules applied. Total rules applied 198 place count 190 transition count 615
Performed 20 Post agglomeration using F-continuation condition.Transition count delta: 20
Deduced a syphon composed of 20 places in 0 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 2 with 40 rules applied. Total rules applied 238 place count 170 transition count 595
Applied a total of 238 rules in 27 ms. Remains 170 /289 variables (removed 119) and now considering 595/770 (removed 175) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 27 ms. Remains : 170/289 places, 595/770 transitions.
[2023-04-06 22:06:10] [INFO ] Flatten gal took : 12 ms
[2023-04-06 22:06:10] [INFO ] Flatten gal took : 14 ms
[2023-04-06 22:06:10] [INFO ] Input system was already deterministic with 595 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=1666 ) properties (out of 1) seen :0
Finished probabilistic random walk after 467974 steps, run visited all 1 properties in 1271 ms. (steps per millisecond=368 )
Probabilistic random walk after 467974 steps, saw 95762 distinct states, run finished after 1272 ms. (steps per millisecond=367 ) properties seen :1
FORMULA EisenbergMcGuire-PT-05-CTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
Parikh walk visited 0 properties in 0 ms.
Starting structural reductions in LTL mode, iteration 0 : 289/289 places, 770/770 transitions.
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 11 place count 278 transition count 715
Iterating global reduction 0 with 11 rules applied. Total rules applied 22 place count 278 transition count 715
Applied a total of 22 rules in 6 ms. Remains 278 /289 variables (removed 11) and now considering 715/770 (removed 55) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 278/289 places, 715/770 transitions.
[2023-04-06 22:06:12] [INFO ] Flatten gal took : 17 ms
[2023-04-06 22:06:12] [INFO ] Flatten gal took : 17 ms
[2023-04-06 22:06:12] [INFO ] Input system was already deterministic with 715 transitions.
Starting structural reductions in LTL mode, iteration 0 : 289/289 places, 770/770 transitions.
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 13 place count 276 transition count 705
Iterating global reduction 0 with 13 rules applied. Total rules applied 26 place count 276 transition count 705
Applied a total of 26 rules in 5 ms. Remains 276 /289 variables (removed 13) and now considering 705/770 (removed 65) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 276/289 places, 705/770 transitions.
[2023-04-06 22:06:12] [INFO ] Flatten gal took : 15 ms
[2023-04-06 22:06:12] [INFO ] Flatten gal took : 16 ms
[2023-04-06 22:06:12] [INFO ] Input system was already deterministic with 705 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 289/289 places, 770/770 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 289 transition count 766
Reduce places removed 4 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 5 rules applied. Total rules applied 9 place count 285 transition count 765
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 10 place count 284 transition count 765
Performed 79 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 79 Pre rules applied. Total rules applied 10 place count 284 transition count 686
Deduced a syphon composed of 79 places in 0 ms
Reduce places removed 79 places and 0 transitions.
Iterating global reduction 3 with 158 rules applied. Total rules applied 168 place count 205 transition count 686
Discarding 14 places :
Symmetric choice reduction at 3 with 14 rule applications. Total rules 182 place count 191 transition count 616
Iterating global reduction 3 with 14 rules applied. Total rules applied 196 place count 191 transition count 616
Performed 20 Post agglomeration using F-continuation condition.Transition count delta: 20
Deduced a syphon composed of 20 places in 0 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 3 with 40 rules applied. Total rules applied 236 place count 171 transition count 596
Applied a total of 236 rules in 29 ms. Remains 171 /289 variables (removed 118) and now considering 596/770 (removed 174) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 29 ms. Remains : 171/289 places, 596/770 transitions.
[2023-04-06 22:06:12] [INFO ] Flatten gal took : 14 ms
[2023-04-06 22:06:12] [INFO ] Flatten gal took : 15 ms
[2023-04-06 22:06:12] [INFO ] Input system was already deterministic with 596 transitions.
Finished random walk after 124 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=62 )
FORMULA EisenbergMcGuire-PT-05-CTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Parikh walk visited 0 properties in 0 ms.
Starting structural reductions in LTL mode, iteration 0 : 289/289 places, 770/770 transitions.
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 14 place count 275 transition count 700
Iterating global reduction 0 with 14 rules applied. Total rules applied 28 place count 275 transition count 700
Applied a total of 28 rules in 5 ms. Remains 275 /289 variables (removed 14) and now considering 700/770 (removed 70) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 275/289 places, 700/770 transitions.
[2023-04-06 22:06:12] [INFO ] Flatten gal took : 14 ms
[2023-04-06 22:06:12] [INFO ] Flatten gal took : 15 ms
[2023-04-06 22:06:12] [INFO ] Input system was already deterministic with 700 transitions.
Starting structural reductions in LTL mode, iteration 0 : 289/289 places, 770/770 transitions.
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 12 place count 277 transition count 710
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 277 transition count 710
Applied a total of 24 rules in 5 ms. Remains 277 /289 variables (removed 12) and now considering 710/770 (removed 60) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 277/289 places, 710/770 transitions.
[2023-04-06 22:06:12] [INFO ] Flatten gal took : 13 ms
[2023-04-06 22:06:12] [INFO ] Flatten gal took : 15 ms
[2023-04-06 22:06:12] [INFO ] Input system was already deterministic with 710 transitions.
[2023-04-06 22:06:12] [INFO ] Flatten gal took : 27 ms
[2023-04-06 22:06:12] [INFO ] Flatten gal took : 17 ms
[2023-04-06 22:06:12] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 5 ms.
[2023-04-06 22:06:12] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 289 places, 770 transitions and 3480 arcs took 4 ms.
Total runtime 51335 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT EisenbergMcGuire-PT-05
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA EisenbergMcGuire-PT-05-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA EisenbergMcGuire-PT-05-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA EisenbergMcGuire-PT-05-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA EisenbergMcGuire-PT-05-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA EisenbergMcGuire-PT-05-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA EisenbergMcGuire-PT-05-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA EisenbergMcGuire-PT-05-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA EisenbergMcGuire-PT-05-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA EisenbergMcGuire-PT-05-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 12171004 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16107632 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202304061127.jar
+ VERSION=202304061127
+ echo 'Running Version 202304061127'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 13 (type EXCL) for 12 EisenbergMcGuire-PT-05-CTLFireability-04
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH INITIAL
lola: LAUNCH task # 28 (type CNST) for 27 EisenbergMcGuire-PT-05-CTLFireability-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 28 (type CNST) for EisenbergMcGuire-PT-05-CTLFireability-09
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 13 (type EXCL) for EisenbergMcGuire-PT-05-CTLFireability-04
lola: result : true
lola: markings : 5265
lola: fired transitions : 6146
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 EisenbergMcGuire-PT-05-CTLFireability-11
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 31 (type EXCL) for EisenbergMcGuire-PT-05-CTLFireability-11
lola: result : false
lola: markings : 826593
lola: fired transitions : 1939343
lola: time used : 5.000000
lola: memory pages used : 4
lola: LAUNCH task # 40 (type EXCL) for 39 EisenbergMcGuire-PT-05-CTLFireability-15
lola: time limit : 326 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 0/326 1/32 EisenbergMcGuire-PT-05-CTLFireability-15 25503 m, 5100 m/sec, 36084 t fired, .

Time elapsed: 6 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/326 4/32 EisenbergMcGuire-PT-05-CTLFireability-15 680817 m, 131062 m/sec, 1839695 t fired, .

Time elapsed: 11 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/326 6/32 EisenbergMcGuire-PT-05-CTLFireability-15 1171937 m, 98224 m/sec, 3682413 t fired, .

Time elapsed: 16 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 15/326 8/32 EisenbergMcGuire-PT-05-CTLFireability-15 1609022 m, 87417 m/sec, 5787056 t fired, .

Time elapsed: 21 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 20/326 10/32 EisenbergMcGuire-PT-05-CTLFireability-15 2046553 m, 87506 m/sec, 7969060 t fired, .

Time elapsed: 26 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 25/326 12/32 EisenbergMcGuire-PT-05-CTLFireability-15 2488186 m, 88326 m/sec, 10161253 t fired, .

Time elapsed: 31 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 30/326 14/32 EisenbergMcGuire-PT-05-CTLFireability-15 2929941 m, 88351 m/sec, 12363996 t fired, .

Time elapsed: 36 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 35/326 16/32 EisenbergMcGuire-PT-05-CTLFireability-15 3372147 m, 88441 m/sec, 14560197 t fired, .

Time elapsed: 41 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 40/326 18/32 EisenbergMcGuire-PT-05-CTLFireability-15 3811639 m, 87898 m/sec, 16748724 t fired, .

Time elapsed: 46 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 45/326 20/32 EisenbergMcGuire-PT-05-CTLFireability-15 4253140 m, 88300 m/sec, 18937163 t fired, .

Time elapsed: 51 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 50/326 22/32 EisenbergMcGuire-PT-05-CTLFireability-15 4694642 m, 88300 m/sec, 21118333 t fired, .

Time elapsed: 56 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 55/326 24/32 EisenbergMcGuire-PT-05-CTLFireability-15 5131114 m, 87294 m/sec, 23283903 t fired, .

Time elapsed: 61 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 60/326 26/32 EisenbergMcGuire-PT-05-CTLFireability-15 5570161 m, 87809 m/sec, 25460606 t fired, .

Time elapsed: 66 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 65/326 28/32 EisenbergMcGuire-PT-05-CTLFireability-15 6009597 m, 87887 m/sec, 27624166 t fired, .

Time elapsed: 71 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 70/326 30/32 EisenbergMcGuire-PT-05-CTLFireability-15 6442132 m, 86507 m/sec, 29747807 t fired, .

Time elapsed: 76 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 75/326 32/32 EisenbergMcGuire-PT-05-CTLFireability-15 6870383 m, 85650 m/sec, 31857084 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 40 (type EXCL) for EisenbergMcGuire-PT-05-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 37 (type EXCL) for 36 EisenbergMcGuire-PT-05-CTLFireability-14
lola: time limit : 351 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/351 4/32 EisenbergMcGuire-PT-05-CTLFireability-14 684557 m, 136911 m/sec, 1851862 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/351 6/32 EisenbergMcGuire-PT-05-CTLFireability-14 1183934 m, 99875 m/sec, 3735665 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/351 8/32 EisenbergMcGuire-PT-05-CTLFireability-14 1619793 m, 87171 m/sec, 5839972 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/351 10/32 EisenbergMcGuire-PT-05-CTLFireability-14 2058115 m, 87664 m/sec, 8026733 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/351 12/32 EisenbergMcGuire-PT-05-CTLFireability-14 2496863 m, 87749 m/sec, 10204511 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/351 14/32 EisenbergMcGuire-PT-05-CTLFireability-14 2934934 m, 87614 m/sec, 12388931 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 35/351 16/32 EisenbergMcGuire-PT-05-CTLFireability-14 3380965 m, 89206 m/sec, 14604328 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: FINISHED task # 37 (type EXCL) for EisenbergMcGuire-PT-05-CTLFireability-14
lola: result : true
lola: markings : 3699143
lola: fired transitions : 16190557
lola: time used : 39.000000
lola: memory pages used : 17
lola: LAUNCH task # 34 (type EXCL) for 33 EisenbergMcGuire-PT-05-CTLFireability-12
lola: time limit : 386 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for EisenbergMcGuire-PT-05-CTLFireability-12
lola: result : false
lola: markings : 14347
lola: fired transitions : 17369
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 EisenbergMcGuire-PT-05-CTLFireability-07
lola: time limit : 434 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 1/434 2/32 EisenbergMcGuire-PT-05-CTLFireability-07 231164 m, 46232 m/sec, 504978 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 6/434 5/32 EisenbergMcGuire-PT-05-CTLFireability-07 909089 m, 135585 m/sec, 2634226 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 11/434 7/32 EisenbergMcGuire-PT-05-CTLFireability-07 1428274 m, 103837 m/sec, 4885212 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 16/434 9/32 EisenbergMcGuire-PT-05-CTLFireability-07 1916535 m, 97652 m/sec, 7320493 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 21/434 11/32 EisenbergMcGuire-PT-05-CTLFireability-07 2393388 m, 95370 m/sec, 9693880 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 26/434 14/32 EisenbergMcGuire-PT-05-CTLFireability-07 2883089 m, 97940 m/sec, 12129550 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 31/434 15/32 EisenbergMcGuire-PT-05-CTLFireability-07 3298818 m, 83145 m/sec, 14435714 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 36/434 15/32 EisenbergMcGuire-PT-05-CTLFireability-07 3298818 m, 0 m/sec, 16407661 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 41/434 15/32 EisenbergMcGuire-PT-05-CTLFireability-07 3298818 m, 0 m/sec, 18400783 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 46/434 15/32 EisenbergMcGuire-PT-05-CTLFireability-07 3298818 m, 0 m/sec, 20529541 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 51/434 15/32 EisenbergMcGuire-PT-05-CTLFireability-07 3298818 m, 0 m/sec, 22831307 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 56/434 15/32 EisenbergMcGuire-PT-05-CTLFireability-07 3298818 m, 0 m/sec, 25164176 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 61/434 15/32 EisenbergMcGuire-PT-05-CTLFireability-07 3298818 m, 0 m/sec, 27562496 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 66/434 15/32 EisenbergMcGuire-PT-05-CTLFireability-07 3298818 m, 0 m/sec, 29946710 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 71/434 16/32 EisenbergMcGuire-PT-05-CTLFireability-07 3391345 m, 18505 m/sec, 32342041 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 76/434 17/32 EisenbergMcGuire-PT-05-CTLFireability-07 3724788 m, 66688 m/sec, 34669833 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 81/434 19/32 EisenbergMcGuire-PT-05-CTLFireability-07 4054382 m, 65918 m/sec, 36964113 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 86/434 20/32 EisenbergMcGuire-PT-05-CTLFireability-07 4383585 m, 65840 m/sec, 39248002 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 91/434 22/32 EisenbergMcGuire-PT-05-CTLFireability-07 4713704 m, 66023 m/sec, 41541041 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 96/434 23/32 EisenbergMcGuire-PT-05-CTLFireability-07 5039625 m, 65184 m/sec, 43812037 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 101/434 25/32 EisenbergMcGuire-PT-05-CTLFireability-07 5368955 m, 65866 m/sec, 46111600 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 106/434 26/32 EisenbergMcGuire-PT-05-CTLFireability-07 5698242 m, 65857 m/sec, 48389973 t fired, .

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 111/434 28/32 EisenbergMcGuire-PT-05-CTLFireability-07 6026385 m, 65628 m/sec, 50662660 t fired, .

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 116/434 29/32 EisenbergMcGuire-PT-05-CTLFireability-07 6349551 m, 64633 m/sec, 52894759 t fired, .

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 121/434 31/32 EisenbergMcGuire-PT-05-CTLFireability-07 6674884 m, 65066 m/sec, 55146841 t fired, .

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 126/434 32/32 EisenbergMcGuire-PT-05-CTLFireability-07 6992273 m, 63477 m/sec, 57341007 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 22 (type EXCL) for EisenbergMcGuire-PT-05-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 19 (type EXCL) for 18 EisenbergMcGuire-PT-05-CTLFireability-06
lola: time limit : 477 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for EisenbergMcGuire-PT-05-CTLFireability-06
lola: result : true
lola: markings : 198
lola: fired transitions : 507
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 EisenbergMcGuire-PT-05-CTLFireability-03
lola: time limit : 557 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/557 4/32 EisenbergMcGuire-PT-05-CTLFireability-03 694575 m, 138915 m/sec, 1886254 t fired, .

Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/557 6/32 EisenbergMcGuire-PT-05-CTLFireability-03 1206052 m, 102295 m/sec, 3826629 t fired, .

Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/557 8/32 EisenbergMcGuire-PT-05-CTLFireability-03 1648845 m, 88558 m/sec, 5984765 t fired, .

Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/557 10/32 EisenbergMcGuire-PT-05-CTLFireability-03 2094148 m, 89060 m/sec, 8206044 t fired, .

Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/557 12/32 EisenbergMcGuire-PT-05-CTLFireability-03 2543658 m, 89902 m/sec, 10436298 t fired, .

Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/557 14/32 EisenbergMcGuire-PT-05-CTLFireability-03 2991257 m, 89519 m/sec, 12668849 t fired, .

Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/557 16/32 EisenbergMcGuire-PT-05-CTLFireability-03 3438870 m, 89522 m/sec, 14891159 t fired, .

Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/557 18/32 EisenbergMcGuire-PT-05-CTLFireability-03 3878862 m, 87998 m/sec, 17082637 t fired, .

Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/557 20/32 EisenbergMcGuire-PT-05-CTLFireability-03 4322465 m, 88720 m/sec, 19278008 t fired, .

Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/557 22/32 EisenbergMcGuire-PT-05-CTLFireability-03 4765260 m, 88559 m/sec, 21467482 t fired, .

Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/557 24/32 EisenbergMcGuire-PT-05-CTLFireability-03 5200274 m, 87002 m/sec, 23629119 t fired, .

Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 60/557 26/32 EisenbergMcGuire-PT-05-CTLFireability-03 5637824 m, 87510 m/sec, 25794544 t fired, .

Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 65/557 28/32 EisenbergMcGuire-PT-05-CTLFireability-03 6064949 m, 85425 m/sec, 27896067 t fired, .

Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 70/557 30/32 EisenbergMcGuire-PT-05-CTLFireability-03 6490112 m, 85032 m/sec, 29982924 t fired, .

Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 75/557 32/32 EisenbergMcGuire-PT-05-CTLFireability-03 6908860 m, 83749 m/sec, 32041506 t fired, .

Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 10 (type EXCL) for EisenbergMcGuire-PT-05-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 7 (type EXCL) for 6 EisenbergMcGuire-PT-05-CTLFireability-02
lola: time limit : 652 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/652 5/32 EisenbergMcGuire-PT-05-CTLFireability-02 979881 m, 195976 m/sec, 2269705 t fired, .

Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: FINISHED task # 7 (type EXCL) for EisenbergMcGuire-PT-05-CTLFireability-02
lola: result : true
lola: markings : 1445677
lola: fired transitions : 3432179
lola: time used : 8.000000
lola: memory pages used : 7
lola: LAUNCH task # 4 (type EXCL) for 3 EisenbergMcGuire-PT-05-CTLFireability-01
lola: time limit : 814 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 2/814 2/32 EisenbergMcGuire-PT-05-CTLFireability-01 268677 m, 53735 m/sec, 961518 t fired, .

Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 7/814 4/32 EisenbergMcGuire-PT-05-CTLFireability-01 669786 m, 80221 m/sec, 3027273 t fired, .

Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 12/814 5/32 EisenbergMcGuire-PT-05-CTLFireability-01 987685 m, 63579 m/sec, 5093539 t fired, .

Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 17/814 6/32 EisenbergMcGuire-PT-05-CTLFireability-01 1276838 m, 57830 m/sec, 7247872 t fired, .

Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 22/814 7/32 EisenbergMcGuire-PT-05-CTLFireability-01 1528464 m, 50325 m/sec, 9474253 t fired, .

Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 27/814 9/32 EisenbergMcGuire-PT-05-CTLFireability-01 1811376 m, 56582 m/sec, 11830108 t fired, .

Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: FINISHED task # 4 (type EXCL) for EisenbergMcGuire-PT-05-CTLFireability-01
lola: result : true
lola: markings : 1815756
lola: fired transitions : 11866197
lola: time used : 27.000000
lola: memory pages used : 9
lola: LAUNCH task # 1 (type EXCL) for 0 EisenbergMcGuire-PT-05-CTLFireability-00
lola: time limit : 1076 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/1076 3/32 EisenbergMcGuire-PT-05-CTLFireability-00 589871 m, 117974 m/sec, 3303061 t fired, .

Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/1076 6/32 EisenbergMcGuire-PT-05-CTLFireability-00 1182692 m, 118564 m/sec, 6833980 t fired, .

Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/1076 8/32 EisenbergMcGuire-PT-05-CTLFireability-00 1763727 m, 116207 m/sec, 10322164 t fired, .

Time elapsed: 386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/1076 11/32 EisenbergMcGuire-PT-05-CTLFireability-00 2339407 m, 115136 m/sec, 13790999 t fired, .

Time elapsed: 391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/1076 13/32 EisenbergMcGuire-PT-05-CTLFireability-00 2889949 m, 110108 m/sec, 17211970 t fired, .

Time elapsed: 396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/1076 16/32 EisenbergMcGuire-PT-05-CTLFireability-00 3461187 m, 114247 m/sec, 20689387 t fired, .

Time elapsed: 401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/1076 18/32 EisenbergMcGuire-PT-05-CTLFireability-00 4022735 m, 112309 m/sec, 24102982 t fired, .

Time elapsed: 406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/1076 21/32 EisenbergMcGuire-PT-05-CTLFireability-00 4593128 m, 114078 m/sec, 27571063 t fired, .

Time elapsed: 411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/1076 24/32 EisenbergMcGuire-PT-05-CTLFireability-00 5141316 m, 109637 m/sec, 30891237 t fired, .

Time elapsed: 416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/1076 26/32 EisenbergMcGuire-PT-05-CTLFireability-00 5642061 m, 100149 m/sec, 34090826 t fired, .

Time elapsed: 421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/1076 29/32 EisenbergMcGuire-PT-05-CTLFireability-00 6175003 m, 106588 m/sec, 37362255 t fired, .

Time elapsed: 426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/1076 31/32 EisenbergMcGuire-PT-05-CTLFireability-00 6700057 m, 105010 m/sec, 40538371 t fired, .

Time elapsed: 431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 1 (type EXCL) for EisenbergMcGuire-PT-05-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 16 (type EXCL) for 15 EisenbergMcGuire-PT-05-CTLFireability-05
lola: time limit : 1582 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/1582 3/32 EisenbergMcGuire-PT-05-CTLFireability-05 557733 m, 111546 m/sec, 3611247 t fired, .

Time elapsed: 441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/1582 5/32 EisenbergMcGuire-PT-05-CTLFireability-05 1074632 m, 103379 m/sec, 7189632 t fired, .

Time elapsed: 446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/1582 7/32 EisenbergMcGuire-PT-05-CTLFireability-05 1579768 m, 101027 m/sec, 10712596 t fired, .

Time elapsed: 451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/1582 10/32 EisenbergMcGuire-PT-05-CTLFireability-05 2083404 m, 100727 m/sec, 14232065 t fired, .

Time elapsed: 456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/1582 12/32 EisenbergMcGuire-PT-05-CTLFireability-05 2581377 m, 99594 m/sec, 17716710 t fired, .

Time elapsed: 461 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 30/1582 14/32 EisenbergMcGuire-PT-05-CTLFireability-05 3029595 m, 89643 m/sec, 21181452 t fired, .

Time elapsed: 466 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 35/1582 16/32 EisenbergMcGuire-PT-05-CTLFireability-05 3527077 m, 99496 m/sec, 24664595 t fired, .

Time elapsed: 471 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 40/1582 18/32 EisenbergMcGuire-PT-05-CTLFireability-05 4024861 m, 99556 m/sec, 28150102 t fired, .

Time elapsed: 476 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 45/1582 21/32 EisenbergMcGuire-PT-05-CTLFireability-05 4520227 m, 99073 m/sec, 31619310 t fired, .

Time elapsed: 481 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 50/1582 23/32 EisenbergMcGuire-PT-05-CTLFireability-05 4997680 m, 95490 m/sec, 34966252 t fired, .

Time elapsed: 486 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 55/1582 25/32 EisenbergMcGuire-PT-05-CTLFireability-05 5465714 m, 93606 m/sec, 38245201 t fired, .

Time elapsed: 491 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 60/1582 28/32 EisenbergMcGuire-PT-05-CTLFireability-05 5948422 m, 96541 m/sec, 41624208 t fired, .

Time elapsed: 496 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 65/1582 30/32 EisenbergMcGuire-PT-05-CTLFireability-05 6422721 m, 94859 m/sec, 44944913 t fired, .

Time elapsed: 501 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 70/1582 32/32 EisenbergMcGuire-PT-05-CTLFireability-05 6907483 m, 96952 m/sec, 48358314 t fired, .

Time elapsed: 506 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 16 (type EXCL) for EisenbergMcGuire-PT-05-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 511 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 25 (type EXCL) for 24 EisenbergMcGuire-PT-05-CTLFireability-08
lola: time limit : 3089 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/3089 3/32 EisenbergMcGuire-PT-05-CTLFireability-08 618794 m, 123758 m/sec, 3309021 t fired, .

Time elapsed: 516 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/3089 6/32 EisenbergMcGuire-PT-05-CTLFireability-08 1185005 m, 113242 m/sec, 6611951 t fired, .

Time elapsed: 521 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/3089 8/32 EisenbergMcGuire-PT-05-CTLFireability-08 1739249 m, 110848 m/sec, 9893166 t fired, .

Time elapsed: 526 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/3089 11/32 EisenbergMcGuire-PT-05-CTLFireability-08 2287200 m, 109590 m/sec, 13125406 t fired, .

Time elapsed: 531 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/3089 13/32 EisenbergMcGuire-PT-05-CTLFireability-08 2762352 m, 95030 m/sec, 16260659 t fired, .

Time elapsed: 536 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/3089 15/32 EisenbergMcGuire-PT-05-CTLFireability-08 3312848 m, 110099 m/sec, 19523378 t fired, .

Time elapsed: 541 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/3089 18/32 EisenbergMcGuire-PT-05-CTLFireability-08 3846707 m, 106771 m/sec, 22717381 t fired, .

Time elapsed: 546 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 40/3089 20/32 EisenbergMcGuire-PT-05-CTLFireability-08 4391316 m, 108921 m/sec, 25948217 t fired, .

Time elapsed: 551 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 45/3089 23/32 EisenbergMcGuire-PT-05-CTLFireability-08 4925904 m, 106917 m/sec, 29072072 t fired, .

Time elapsed: 556 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 50/3089 25/32 EisenbergMcGuire-PT-05-CTLFireability-08 5441774 m, 103174 m/sec, 32106582 t fired, .

Time elapsed: 561 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 55/3089 28/32 EisenbergMcGuire-PT-05-CTLFireability-08 5964471 m, 104539 m/sec, 35177727 t fired, .

Time elapsed: 566 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: FINISHED task # 25 (type EXCL) for EisenbergMcGuire-PT-05-CTLFireability-08
lola: result : true
lola: markings : 6442826
lola: fired transitions : 38006974
lola: time used : 60.000000
lola: memory pages used : 30
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 596 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 601 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 606 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 611 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 616 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 621 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 626 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 631 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 636 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 641 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 646 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 651 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 656 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 661 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 666 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 671 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 676 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 681 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 686 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 691 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 696 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 701 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 706 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 711 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 716 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 721 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 726 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 731 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 736 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 741 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 746 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 751 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 756 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 761 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 766 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 771 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 776 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 781 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 786 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 791 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 796 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 801 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 806 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 811 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 816 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 821 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 826 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 831 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 836 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 841 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 846 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 851 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 856 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 861 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 866 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 871 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 876 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 881 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 886 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 891 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 896 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 901 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 906 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 911 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 916 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 921 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 926 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 931 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 936 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 941 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 946 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 951 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 956 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 961 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 966 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 971 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 976 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 981 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 986 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 991 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 996 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1001 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1006 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1011 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1016 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1021 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1026 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1031 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1036 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1041 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1046 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1051 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1056 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1061 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1066 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1171 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1176 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1181 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1186 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1191 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1196 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1201 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1206 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1211 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1216 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1221 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1226 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1231 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1286 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1291 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1296 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1301 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1306 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1311 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1316 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1321 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1326 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1331 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1336 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1341 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1346 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1351 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1356 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1361 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1366 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1381 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1596 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1602 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1607 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1612 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1617 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1622 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1627 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1632 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1637 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1642 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1647 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1652 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1657 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1662 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1667 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1672 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1677 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1682 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1687 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1692 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1697 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1702 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1707 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1712 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1717 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1722 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1727 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1732 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1737 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1742 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1747 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1752 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1757 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1762 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1767 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1772 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1777 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1782 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1787 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1792 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1797 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1802 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1807 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1812 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1817 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1822 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1827 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1832 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1837 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1842 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1847 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1852 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1857 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1862 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1867 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1872 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1877 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1882 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1887 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1892 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1897 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1902 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1907 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1912 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1917 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1922 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1927 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1932 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1937 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1942 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1947 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1952 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1957 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1962 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1967 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1972 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1977 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1982 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1987 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1992 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1997 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2002 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2007 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2012 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2017 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2022 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2027 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2032 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2037 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2042 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2047 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2052 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2057 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2062 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2067 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2072 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2077 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2082 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2087 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2092 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2097 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2102 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2107 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2112 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2117 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2122 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2127 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2132 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2137 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2142 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2147 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2152 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2157 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2162 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2167 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2172 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2177 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2182 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2187 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2192 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2197 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2202 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2207 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2212 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2217 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2222 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2227 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2232 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2237 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2242 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2247 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2252 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2257 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2262 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2267 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2272 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2277 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2282 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2287 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2292 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2297 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2302 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2307 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2312 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2317 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2322 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2327 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2332 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2337 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2342 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2347 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2352 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2357 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2362 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2367 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2372 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2377 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2382 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2387 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2392 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2397 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2402 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2407 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2412 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2417 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2422 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2427 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2432 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2437 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2442 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2447 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2452 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2457 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2462 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2467 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2472 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2477 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2482 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2487 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2492 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2497 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2502 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2507 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2512 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2517 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2522 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2527 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2532 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2537 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2542 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2547 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2552 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2557 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2562 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2567 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2572 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2577 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2582 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2587 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2592 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2597 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2602 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2607 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2612 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2617 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2622 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2627 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2632 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2637 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2642 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2647 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2652 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2657 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2662 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2667 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2672 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2677 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2682 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2687 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2692 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2697 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2702 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2707 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2712 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2717 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2722 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2727 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2732 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2737 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2742 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2747 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2752 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2757 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2762 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2767 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2772 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2777 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2782 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2787 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2792 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2797 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2802 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2807 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2812 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2817 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2822 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2827 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2832 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2837 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2842 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2847 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2852 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2857 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2862 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2867 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2872 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2877 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2882 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2887 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2892 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2897 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2902 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2907 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2912 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2917 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2922 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2927 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2932 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2937 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2942 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2947 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2952 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2957 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2962 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2967 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2972 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2977 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2982 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2987 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2992 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2997 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3002 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3007 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3012 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3017 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3022 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3027 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3032 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3037 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3042 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3047 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3052 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3057 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3062 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-05-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3067 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-05-CTLFireability-01: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-02: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-04: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-06: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-08: CTL true CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-09: INITIAL false preprocessing
EisenbergMcGuire-PT-05-CTLFireability-11: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-12: CTL false CTL model checker
EisenbergMcGuire-PT-05-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="EisenbergMcGuire-PT-05"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is EisenbergMcGuire-PT-05, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r519-tall-167987245000234"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/EisenbergMcGuire-PT-05.tgz
mv EisenbergMcGuire-PT-05 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;