Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r519-tall-167987244700026.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Anderson-PT-07, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r519-tall-167987244700026
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 924K
-rw-r--r-- 1 mcc users 7.6K Mar 23 15:19 CTLCardinality.txt
-rw-r--r-- 1 mcc users 80K Mar 23 15:19 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.6K Mar 23 15:19 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K Mar 23 15:19 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 23 07:06 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Mar 23 07:06 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Mar 23 07:06 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 23 07:06 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Mar 26 22:42 NewModel
-rw-r--r-- 1 mcc users 11K Mar 23 15:20 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 107K Mar 23 15:20 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 15K Mar 23 15:20 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 95K Mar 23 15:20 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 23 07:06 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Mar 23 07:06 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 26 22:42 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 26 22:42 instance
-rw-r--r-- 1 mcc users 6 Mar 26 22:42 iscolored
-rw-r--r-- 1 mcc users 461K Mar 31 16:48 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Anderson-PT-07-CTLFireability-00
FORMULA_NAME Anderson-PT-07-CTLFireability-01
FORMULA_NAME Anderson-PT-07-CTLFireability-02
FORMULA_NAME Anderson-PT-07-CTLFireability-03
FORMULA_NAME Anderson-PT-07-CTLFireability-04
FORMULA_NAME Anderson-PT-07-CTLFireability-05
FORMULA_NAME Anderson-PT-07-CTLFireability-06
FORMULA_NAME Anderson-PT-07-CTLFireability-07
FORMULA_NAME Anderson-PT-07-CTLFireability-08
FORMULA_NAME Anderson-PT-07-CTLFireability-09
FORMULA_NAME Anderson-PT-07-CTLFireability-10
FORMULA_NAME Anderson-PT-07-CTLFireability-11
FORMULA_NAME Anderson-PT-07-CTLFireability-12
FORMULA_NAME Anderson-PT-07-CTLFireability-13
FORMULA_NAME Anderson-PT-07-CTLFireability-14
FORMULA_NAME Anderson-PT-07-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1680827555840

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Anderson-PT-07
Applying reductions before tool lola
Invoking reducer
Running Version 202304061127
[2023-04-07 00:32:37] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-04-07 00:32:37] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-04-07 00:32:37] [INFO ] Load time of PNML (sax parser for PT used): 85 ms
[2023-04-07 00:32:37] [INFO ] Transformed 309 places.
[2023-04-07 00:32:37] [INFO ] Transformed 917 transitions.
[2023-04-07 00:32:37] [INFO ] Found NUPN structural information;
[2023-04-07 00:32:37] [INFO ] Parsed PT model containing 309 places and 917 transitions and 3500 arcs in 157 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Support contains 100 out of 309 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 309/309 places, 917/917 transitions.
Discarding 31 places :
Symmetric choice reduction at 0 with 31 rule applications. Total rules 31 place count 278 transition count 850
Iterating global reduction 0 with 31 rules applied. Total rules applied 62 place count 278 transition count 850
Applied a total of 62 rules in 75 ms. Remains 278 /309 variables (removed 31) and now considering 850/917 (removed 67) transitions.
// Phase 1: matrix 850 rows 278 cols
[2023-04-07 00:32:37] [INFO ] Computed 17 invariants in 34 ms
[2023-04-07 00:32:38] [INFO ] Implicit Places using invariants in 393 ms returned []
[2023-04-07 00:32:38] [INFO ] Invariant cache hit.
[2023-04-07 00:32:38] [INFO ] State equation strengthened by 42 read => feed constraints.
[2023-04-07 00:32:38] [INFO ] Implicit Places using invariants and state equation in 718 ms returned []
Implicit Place search using SMT with State Equation took 1135 ms to find 0 implicit places.
[2023-04-07 00:32:38] [INFO ] Invariant cache hit.
[2023-04-07 00:32:39] [INFO ] Dead Transitions using invariants and state equation in 413 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 278/309 places, 850/917 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1627 ms. Remains : 278/309 places, 850/917 transitions.
Support contains 100 out of 278 places after structural reductions.
[2023-04-07 00:32:39] [INFO ] Flatten gal took : 100 ms
[2023-04-07 00:32:39] [INFO ] Flatten gal took : 58 ms
[2023-04-07 00:32:39] [INFO ] Input system was already deterministic with 850 transitions.
Support contains 99 out of 278 places (down from 100) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 453 ms. (steps per millisecond=22 ) properties (out of 91) seen :41
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 50) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 49) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 47) seen :7
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 40) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 38) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 36) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 34) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 32) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 31) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 29) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 27) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 26) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 25) seen :0
Running SMT prover for 25 properties.
[2023-04-07 00:32:40] [INFO ] Invariant cache hit.
[2023-04-07 00:32:40] [INFO ] After 203ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:25
[2023-04-07 00:32:41] [INFO ] [Nat]Absence check using 8 positive place invariants in 4 ms returned sat
[2023-04-07 00:32:41] [INFO ] [Nat]Absence check using 8 positive and 9 generalized place invariants in 8 ms returned sat
[2023-04-07 00:32:47] [INFO ] After 6525ms SMT Verify possible using state equation in natural domain returned unsat :5 sat :20
[2023-04-07 00:32:47] [INFO ] State equation strengthened by 42 read => feed constraints.
[2023-04-07 00:32:49] [INFO ] After 1463ms SMT Verify possible using 42 Read/Feed constraints in natural domain returned unsat :5 sat :20
[2023-04-07 00:32:51] [INFO ] Deduced a trap composed of 52 places in 174 ms of which 6 ms to minimize.
[2023-04-07 00:32:51] [INFO ] Deduced a trap composed of 62 places in 207 ms of which 1 ms to minimize.
[2023-04-07 00:32:51] [INFO ] Deduced a trap composed of 92 places in 177 ms of which 0 ms to minimize.
[2023-04-07 00:32:51] [INFO ] Deduced a trap composed of 63 places in 152 ms of which 1 ms to minimize.
[2023-04-07 00:32:51] [INFO ] Trap strengthening (SAT) tested/added 5/4 trap constraints in 884 ms
[2023-04-07 00:32:51] [INFO ] After 4157ms SMT Verify possible using trap constraints in natural domain returned unsat :5 sat :20
Attempting to minimize the solution found.
Minimization took 1841 ms.
[2023-04-07 00:32:53] [INFO ] After 12873ms SMT Verify possible using all constraints in natural domain returned unsat :5 sat :20
Fused 25 Parikh solutions to 20 different solutions.
Parikh walk visited 0 properties in 91 ms.
Support contains 34 out of 278 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 278/278 places, 850/850 transitions.
Performed 39 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 39 Pre rules applied. Total rules applied 0 place count 278 transition count 811
Deduced a syphon composed of 39 places in 1 ms
Reduce places removed 39 places and 0 transitions.
Iterating global reduction 0 with 78 rules applied. Total rules applied 78 place count 239 transition count 811
Discarding 30 places :
Symmetric choice reduction at 0 with 30 rule applications. Total rules 108 place count 209 transition count 553
Iterating global reduction 0 with 30 rules applied. Total rules applied 138 place count 209 transition count 553
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 0 with 6 rules applied. Total rules applied 144 place count 206 transition count 550
Applied a total of 144 rules in 51 ms. Remains 206 /278 variables (removed 72) and now considering 550/850 (removed 300) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 51 ms. Remains : 206/278 places, 550/850 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 284 ms. (steps per millisecond=35 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 20) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 19) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 18) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 17) seen :0
Running SMT prover for 17 properties.
// Phase 1: matrix 550 rows 206 cols
[2023-04-07 00:32:54] [INFO ] Computed 17 invariants in 9 ms
[2023-04-07 00:32:54] [INFO ] After 191ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:17
[2023-04-07 00:32:54] [INFO ] [Nat]Absence check using 8 positive place invariants in 4 ms returned sat
[2023-04-07 00:32:54] [INFO ] [Nat]Absence check using 8 positive and 9 generalized place invariants in 11 ms returned sat
[2023-04-07 00:32:56] [INFO ] After 1477ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :17
[2023-04-07 00:32:56] [INFO ] State equation strengthened by 42 read => feed constraints.
[2023-04-07 00:32:57] [INFO ] After 866ms SMT Verify possible using 42 Read/Feed constraints in natural domain returned unsat :0 sat :17
[2023-04-07 00:32:58] [INFO ] Deduced a trap composed of 69 places in 102 ms of which 1 ms to minimize.
[2023-04-07 00:32:58] [INFO ] Deduced a trap composed of 54 places in 103 ms of which 4 ms to minimize.
[2023-04-07 00:32:58] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 272 ms
[2023-04-07 00:32:58] [INFO ] After 2265ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :17
Attempting to minimize the solution found.
Minimization took 813 ms.
[2023-04-07 00:32:59] [INFO ] After 4750ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :17
Parikh walk visited 0 properties in 121 ms.
Support contains 30 out of 206 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 206/206 places, 550/550 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 204 transition count 524
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 204 transition count 524
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 6 place count 203 transition count 523
Applied a total of 6 rules in 29 ms. Remains 203 /206 variables (removed 3) and now considering 523/550 (removed 27) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 29 ms. Remains : 203/206 places, 523/550 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 161 ms. (steps per millisecond=62 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 17) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 16) seen :0
Interrupted probabilistic random walk after 242675 steps, run timeout after 3001 ms. (steps per millisecond=80 ) properties seen :{1=1}
Probabilistic random walk after 242675 steps, saw 137949 distinct states, run finished after 3002 ms. (steps per millisecond=80 ) properties seen :1
Running SMT prover for 15 properties.
// Phase 1: matrix 523 rows 203 cols
[2023-04-07 00:33:02] [INFO ] Computed 17 invariants in 8 ms
[2023-04-07 00:33:02] [INFO ] After 87ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:15
[2023-04-07 00:33:03] [INFO ] [Nat]Absence check using 8 positive place invariants in 4 ms returned sat
[2023-04-07 00:33:03] [INFO ] [Nat]Absence check using 8 positive and 9 generalized place invariants in 11 ms returned sat
[2023-04-07 00:33:03] [INFO ] After 682ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :15
[2023-04-07 00:33:03] [INFO ] State equation strengthened by 42 read => feed constraints.
[2023-04-07 00:33:04] [INFO ] After 638ms SMT Verify possible using 42 Read/Feed constraints in natural domain returned unsat :0 sat :15
[2023-04-07 00:33:05] [INFO ] Deduced a trap composed of 84 places in 93 ms of which 1 ms to minimize.
[2023-04-07 00:33:05] [INFO ] Deduced a trap composed of 109 places in 87 ms of which 0 ms to minimize.
[2023-04-07 00:33:05] [INFO ] Deduced a trap composed of 66 places in 91 ms of which 0 ms to minimize.
[2023-04-07 00:33:05] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 370 ms
[2023-04-07 00:33:05] [INFO ] After 1786ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :15
Attempting to minimize the solution found.
Minimization took 604 ms.
[2023-04-07 00:33:06] [INFO ] After 3225ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :15
Parikh walk visited 0 properties in 78 ms.
Support contains 24 out of 203 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 203/203 places, 523/523 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 199 transition count 471
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 199 transition count 471
Applied a total of 8 rules in 21 ms. Remains 199 /203 variables (removed 4) and now considering 471/523 (removed 52) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 21 ms. Remains : 199/203 places, 471/523 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 152 ms. (steps per millisecond=65 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 15) seen :0
Interrupted probabilistic random walk after 337410 steps, run timeout after 3001 ms. (steps per millisecond=112 ) properties seen :{0=1, 2=1, 3=1, 5=1, 7=1, 8=1}
Probabilistic random walk after 337410 steps, saw 195366 distinct states, run finished after 3004 ms. (steps per millisecond=112 ) properties seen :6
Running SMT prover for 9 properties.
// Phase 1: matrix 471 rows 199 cols
[2023-04-07 00:33:09] [INFO ] Computed 17 invariants in 5 ms
[2023-04-07 00:33:09] [INFO ] [Real]Absence check using 8 positive place invariants in 6 ms returned sat
[2023-04-07 00:33:09] [INFO ] [Real]Absence check using 8 positive and 9 generalized place invariants in 13 ms returned sat
[2023-04-07 00:33:09] [INFO ] After 327ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:9
[2023-04-07 00:33:09] [INFO ] [Nat]Absence check using 8 positive place invariants in 4 ms returned sat
[2023-04-07 00:33:09] [INFO ] [Nat]Absence check using 8 positive and 9 generalized place invariants in 14 ms returned sat
[2023-04-07 00:33:10] [INFO ] After 504ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :9
[2023-04-07 00:33:10] [INFO ] State equation strengthened by 42 read => feed constraints.
[2023-04-07 00:33:10] [INFO ] After 424ms SMT Verify possible using 42 Read/Feed constraints in natural domain returned unsat :0 sat :9
[2023-04-07 00:33:11] [INFO ] Deduced a trap composed of 40 places in 81 ms of which 0 ms to minimize.
[2023-04-07 00:33:11] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 120 ms
[2023-04-07 00:33:11] [INFO ] After 975ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :9
Attempting to minimize the solution found.
Minimization took 357 ms.
[2023-04-07 00:33:11] [INFO ] After 1966ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :9
Parikh walk visited 0 properties in 51 ms.
Support contains 17 out of 199 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 199/199 places, 471/471 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 193 transition count 393
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 193 transition count 393
Applied a total of 12 rules in 20 ms. Remains 193 /199 variables (removed 6) and now considering 393/471 (removed 78) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 20 ms. Remains : 193/199 places, 393/471 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 194 ms. (steps per millisecond=51 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 61 ms. (steps per millisecond=163 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 39 ms. (steps per millisecond=256 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 9) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 47 ms. (steps per millisecond=212 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 8) seen :0
Running SMT prover for 8 properties.
// Phase 1: matrix 393 rows 193 cols
[2023-04-07 00:33:12] [INFO ] Computed 17 invariants in 3 ms
[2023-04-07 00:33:12] [INFO ] [Real]Absence check using 9 positive place invariants in 4 ms returned sat
[2023-04-07 00:33:12] [INFO ] [Real]Absence check using 9 positive and 8 generalized place invariants in 8 ms returned sat
[2023-04-07 00:33:12] [INFO ] After 275ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:8
[2023-04-07 00:33:12] [INFO ] [Nat]Absence check using 9 positive place invariants in 4 ms returned sat
[2023-04-07 00:33:12] [INFO ] [Nat]Absence check using 9 positive and 8 generalized place invariants in 8 ms returned sat
[2023-04-07 00:33:13] [INFO ] After 362ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :8
[2023-04-07 00:33:13] [INFO ] State equation strengthened by 42 read => feed constraints.
[2023-04-07 00:33:13] [INFO ] After 271ms SMT Verify possible using 42 Read/Feed constraints in natural domain returned unsat :0 sat :8
[2023-04-07 00:33:13] [INFO ] Deduced a trap composed of 64 places in 90 ms of which 0 ms to minimize.
[2023-04-07 00:33:13] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 120 ms
[2023-04-07 00:33:13] [INFO ] After 690ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :8
Attempting to minimize the solution found.
Minimization took 270 ms.
[2023-04-07 00:33:14] [INFO ] After 1430ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :8
Parikh walk visited 1 properties in 33 ms.
Support contains 12 out of 193 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 193/193 places, 393/393 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 191 transition count 367
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 191 transition count 367
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 6 place count 190 transition count 366
Applied a total of 6 rules in 14 ms. Remains 190 /193 variables (removed 3) and now considering 366/393 (removed 27) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 14 ms. Remains : 190/193 places, 366/393 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 133 ms. (steps per millisecond=75 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 55 ms. (steps per millisecond=181 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 61 ms. (steps per millisecond=163 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 63 ms. (steps per millisecond=158 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 57 ms. (steps per millisecond=175 ) properties (out of 7) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 58 ms. (steps per millisecond=172 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 64 ms. (steps per millisecond=156 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 60 ms. (steps per millisecond=166 ) properties (out of 6) seen :0
Running SMT prover for 6 properties.
// Phase 1: matrix 366 rows 190 cols
[2023-04-07 00:33:14] [INFO ] Computed 17 invariants in 8 ms
[2023-04-07 00:33:14] [INFO ] [Real]Absence check using 9 positive place invariants in 3 ms returned sat
[2023-04-07 00:33:14] [INFO ] [Real]Absence check using 9 positive and 8 generalized place invariants in 10 ms returned sat
[2023-04-07 00:33:15] [INFO ] After 234ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:6
[2023-04-07 00:33:15] [INFO ] [Nat]Absence check using 9 positive place invariants in 4 ms returned sat
[2023-04-07 00:33:15] [INFO ] [Nat]Absence check using 9 positive and 8 generalized place invariants in 9 ms returned sat
[2023-04-07 00:33:15] [INFO ] After 250ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :6
[2023-04-07 00:33:15] [INFO ] State equation strengthened by 42 read => feed constraints.
[2023-04-07 00:33:15] [INFO ] After 169ms SMT Verify possible using 42 Read/Feed constraints in natural domain returned unsat :0 sat :6
[2023-04-07 00:33:15] [INFO ] After 376ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :6
Attempting to minimize the solution found.
Minimization took 158 ms.
[2023-04-07 00:33:15] [INFO ] After 877ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :6
Parikh walk visited 0 properties in 40 ms.
Support contains 11 out of 190 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 190/190 places, 366/366 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 189 transition count 353
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 189 transition count 353
Applied a total of 2 rules in 14 ms. Remains 189 /190 variables (removed 1) and now considering 353/366 (removed 13) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 14 ms. Remains : 189/190 places, 353/366 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 169 ms. (steps per millisecond=59 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 62 ms. (steps per millisecond=161 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 74 ms. (steps per millisecond=135 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 58 ms. (steps per millisecond=172 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 65 ms. (steps per millisecond=153 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 75 ms. (steps per millisecond=133 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 69 ms. (steps per millisecond=144 ) properties (out of 6) seen :0
Finished probabilistic random walk after 759962 steps, run visited all 6 properties in 2961 ms. (steps per millisecond=256 )
Probabilistic random walk after 759962 steps, saw 392514 distinct states, run finished after 2962 ms. (steps per millisecond=256 ) properties seen :6
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 5 atomic propositions for a total of 16 simplifications.
FORMULA Anderson-PT-07-CTLFireability-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-04-07 00:33:19] [INFO ] Flatten gal took : 41 ms
[2023-04-07 00:33:19] [INFO ] Flatten gal took : 40 ms
[2023-04-07 00:33:19] [INFO ] Input system was already deterministic with 850 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 278/278 places, 850/850 transitions.
Performed 42 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 42 Pre rules applied. Total rules applied 0 place count 278 transition count 808
Deduced a syphon composed of 42 places in 1 ms
Reduce places removed 42 places and 0 transitions.
Iterating global reduction 0 with 84 rules applied. Total rules applied 84 place count 236 transition count 808
Discarding 46 places :
Symmetric choice reduction at 0 with 46 rule applications. Total rules 130 place count 190 transition count 378
Iterating global reduction 0 with 46 rules applied. Total rules applied 176 place count 190 transition count 378
Applied a total of 176 rules in 22 ms. Remains 190 /278 variables (removed 88) and now considering 378/850 (removed 472) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 22 ms. Remains : 190/278 places, 378/850 transitions.
[2023-04-07 00:33:19] [INFO ] Flatten gal took : 16 ms
[2023-04-07 00:33:19] [INFO ] Flatten gal took : 15 ms
[2023-04-07 00:33:19] [INFO ] Input system was already deterministic with 378 transitions.
Starting structural reductions in LTL mode, iteration 0 : 278/278 places, 850/850 transitions.
Discarding 41 places :
Symmetric choice reduction at 0 with 41 rule applications. Total rules 41 place count 237 transition count 449
Iterating global reduction 0 with 41 rules applied. Total rules applied 82 place count 237 transition count 449
Applied a total of 82 rules in 8 ms. Remains 237 /278 variables (removed 41) and now considering 449/850 (removed 401) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 237/278 places, 449/850 transitions.
[2023-04-07 00:33:19] [INFO ] Flatten gal took : 16 ms
[2023-04-07 00:33:19] [INFO ] Flatten gal took : 17 ms
[2023-04-07 00:33:19] [INFO ] Input system was already deterministic with 449 transitions.
Starting structural reductions in LTL mode, iteration 0 : 278/278 places, 850/850 transitions.
Discarding 43 places :
Symmetric choice reduction at 0 with 43 rule applications. Total rules 43 place count 235 transition count 435
Iterating global reduction 0 with 43 rules applied. Total rules applied 86 place count 235 transition count 435
Applied a total of 86 rules in 6 ms. Remains 235 /278 variables (removed 43) and now considering 435/850 (removed 415) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 235/278 places, 435/850 transitions.
[2023-04-07 00:33:19] [INFO ] Flatten gal took : 14 ms
[2023-04-07 00:33:19] [INFO ] Flatten gal took : 14 ms
[2023-04-07 00:33:19] [INFO ] Input system was already deterministic with 435 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 278/278 places, 850/850 transitions.
Performed 42 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 42 Pre rules applied. Total rules applied 0 place count 278 transition count 808
Deduced a syphon composed of 42 places in 1 ms
Reduce places removed 42 places and 0 transitions.
Iterating global reduction 0 with 84 rules applied. Total rules applied 84 place count 236 transition count 808
Discarding 48 places :
Symmetric choice reduction at 0 with 48 rule applications. Total rules 132 place count 188 transition count 352
Iterating global reduction 0 with 48 rules applied. Total rules applied 180 place count 188 transition count 352
Applied a total of 180 rules in 22 ms. Remains 188 /278 variables (removed 90) and now considering 352/850 (removed 498) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 23 ms. Remains : 188/278 places, 352/850 transitions.
[2023-04-07 00:33:19] [INFO ] Flatten gal took : 11 ms
[2023-04-07 00:33:19] [INFO ] Flatten gal took : 12 ms
[2023-04-07 00:33:19] [INFO ] Input system was already deterministic with 352 transitions.
Starting structural reductions in LTL mode, iteration 0 : 278/278 places, 850/850 transitions.
Discarding 50 places :
Symmetric choice reduction at 0 with 50 rule applications. Total rules 50 place count 228 transition count 356
Iterating global reduction 0 with 50 rules applied. Total rules applied 100 place count 228 transition count 356
Applied a total of 100 rules in 9 ms. Remains 228 /278 variables (removed 50) and now considering 356/850 (removed 494) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 228/278 places, 356/850 transitions.
[2023-04-07 00:33:20] [INFO ] Flatten gal took : 11 ms
[2023-04-07 00:33:20] [INFO ] Flatten gal took : 12 ms
[2023-04-07 00:33:20] [INFO ] Input system was already deterministic with 356 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 278/278 places, 850/850 transitions.
Performed 42 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 42 Pre rules applied. Total rules applied 0 place count 278 transition count 808
Deduced a syphon composed of 42 places in 0 ms
Reduce places removed 42 places and 0 transitions.
Iterating global reduction 0 with 84 rules applied. Total rules applied 84 place count 236 transition count 808
Discarding 47 places :
Symmetric choice reduction at 0 with 47 rule applications. Total rules 131 place count 189 transition count 365
Iterating global reduction 0 with 47 rules applied. Total rules applied 178 place count 189 transition count 365
Applied a total of 178 rules in 23 ms. Remains 189 /278 variables (removed 89) and now considering 365/850 (removed 485) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 23 ms. Remains : 189/278 places, 365/850 transitions.
[2023-04-07 00:33:20] [INFO ] Flatten gal took : 11 ms
[2023-04-07 00:33:20] [INFO ] Flatten gal took : 12 ms
[2023-04-07 00:33:20] [INFO ] Input system was already deterministic with 365 transitions.
Starting structural reductions in LTL mode, iteration 0 : 278/278 places, 850/850 transitions.
Discarding 48 places :
Symmetric choice reduction at 0 with 48 rule applications. Total rules 48 place count 230 transition count 370
Iterating global reduction 0 with 48 rules applied. Total rules applied 96 place count 230 transition count 370
Applied a total of 96 rules in 7 ms. Remains 230 /278 variables (removed 48) and now considering 370/850 (removed 480) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 230/278 places, 370/850 transitions.
[2023-04-07 00:33:20] [INFO ] Flatten gal took : 10 ms
[2023-04-07 00:33:20] [INFO ] Flatten gal took : 12 ms
[2023-04-07 00:33:20] [INFO ] Input system was already deterministic with 370 transitions.
Starting structural reductions in LTL mode, iteration 0 : 278/278 places, 850/850 transitions.
Discarding 40 places :
Symmetric choice reduction at 0 with 40 rule applications. Total rules 40 place count 238 transition count 438
Iterating global reduction 0 with 40 rules applied. Total rules applied 80 place count 238 transition count 438
Applied a total of 80 rules in 8 ms. Remains 238 /278 variables (removed 40) and now considering 438/850 (removed 412) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 238/278 places, 438/850 transitions.
[2023-04-07 00:33:20] [INFO ] Flatten gal took : 13 ms
[2023-04-07 00:33:20] [INFO ] Flatten gal took : 14 ms
[2023-04-07 00:33:20] [INFO ] Input system was already deterministic with 438 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 278/278 places, 850/850 transitions.
Performed 41 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 41 Pre rules applied. Total rules applied 0 place count 278 transition count 809
Deduced a syphon composed of 41 places in 0 ms
Reduce places removed 41 places and 0 transitions.
Iterating global reduction 0 with 82 rules applied. Total rules applied 82 place count 237 transition count 809
Discarding 49 places :
Symmetric choice reduction at 0 with 49 rule applications. Total rules 131 place count 188 transition count 328
Iterating global reduction 0 with 49 rules applied. Total rules applied 180 place count 188 transition count 328
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 182 place count 187 transition count 327
Applied a total of 182 rules in 19 ms. Remains 187 /278 variables (removed 91) and now considering 327/850 (removed 523) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 19 ms. Remains : 187/278 places, 327/850 transitions.
[2023-04-07 00:33:20] [INFO ] Flatten gal took : 9 ms
[2023-04-07 00:33:20] [INFO ] Flatten gal took : 9 ms
[2023-04-07 00:33:20] [INFO ] Input system was already deterministic with 327 transitions.
Starting structural reductions in LTL mode, iteration 0 : 278/278 places, 850/850 transitions.
Discarding 48 places :
Symmetric choice reduction at 0 with 48 rule applications. Total rules 48 place count 230 transition count 394
Iterating global reduction 0 with 48 rules applied. Total rules applied 96 place count 230 transition count 394
Applied a total of 96 rules in 4 ms. Remains 230 /278 variables (removed 48) and now considering 394/850 (removed 456) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 230/278 places, 394/850 transitions.
[2023-04-07 00:33:20] [INFO ] Flatten gal took : 11 ms
[2023-04-07 00:33:20] [INFO ] Flatten gal took : 11 ms
[2023-04-07 00:33:20] [INFO ] Input system was already deterministic with 394 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 278/278 places, 850/850 transitions.
Performed 42 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 42 Pre rules applied. Total rules applied 0 place count 278 transition count 808
Deduced a syphon composed of 42 places in 0 ms
Reduce places removed 42 places and 0 transitions.
Iterating global reduction 0 with 84 rules applied. Total rules applied 84 place count 236 transition count 808
Discarding 51 places :
Symmetric choice reduction at 0 with 51 rule applications. Total rules 135 place count 185 transition count 313
Iterating global reduction 0 with 51 rules applied. Total rules applied 186 place count 185 transition count 313
Applied a total of 186 rules in 15 ms. Remains 185 /278 variables (removed 93) and now considering 313/850 (removed 537) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 15 ms. Remains : 185/278 places, 313/850 transitions.
[2023-04-07 00:33:20] [INFO ] Flatten gal took : 9 ms
[2023-04-07 00:33:20] [INFO ] Flatten gal took : 9 ms
[2023-04-07 00:33:20] [INFO ] Input system was already deterministic with 313 transitions.
Starting structural reductions in LTL mode, iteration 0 : 278/278 places, 850/850 transitions.
Discarding 50 places :
Symmetric choice reduction at 0 with 50 rule applications. Total rules 50 place count 228 transition count 368
Iterating global reduction 0 with 50 rules applied. Total rules applied 100 place count 228 transition count 368
Applied a total of 100 rules in 4 ms. Remains 228 /278 variables (removed 50) and now considering 368/850 (removed 482) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 228/278 places, 368/850 transitions.
[2023-04-07 00:33:20] [INFO ] Flatten gal took : 10 ms
[2023-04-07 00:33:20] [INFO ] Flatten gal took : 11 ms
[2023-04-07 00:33:20] [INFO ] Input system was already deterministic with 368 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 278/278 places, 850/850 transitions.
Performed 41 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 41 Pre rules applied. Total rules applied 0 place count 278 transition count 809
Deduced a syphon composed of 41 places in 0 ms
Reduce places removed 41 places and 0 transitions.
Iterating global reduction 0 with 82 rules applied. Total rules applied 82 place count 237 transition count 809
Discarding 48 places :
Symmetric choice reduction at 0 with 48 rule applications. Total rules 130 place count 189 transition count 341
Iterating global reduction 0 with 48 rules applied. Total rules applied 178 place count 189 transition count 341
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 180 place count 188 transition count 340
Applied a total of 180 rules in 16 ms. Remains 188 /278 variables (removed 90) and now considering 340/850 (removed 510) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 16 ms. Remains : 188/278 places, 340/850 transitions.
[2023-04-07 00:33:20] [INFO ] Flatten gal took : 10 ms
[2023-04-07 00:33:20] [INFO ] Flatten gal took : 10 ms
[2023-04-07 00:33:20] [INFO ] Input system was already deterministic with 340 transitions.
Starting structural reductions in LTL mode, iteration 0 : 278/278 places, 850/850 transitions.
Discarding 46 places :
Symmetric choice reduction at 0 with 46 rule applications. Total rules 46 place count 232 transition count 408
Iterating global reduction 0 with 46 rules applied. Total rules applied 92 place count 232 transition count 408
Applied a total of 92 rules in 5 ms. Remains 232 /278 variables (removed 46) and now considering 408/850 (removed 442) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 232/278 places, 408/850 transitions.
[2023-04-07 00:33:20] [INFO ] Flatten gal took : 12 ms
[2023-04-07 00:33:20] [INFO ] Flatten gal took : 12 ms
[2023-04-07 00:33:20] [INFO ] Input system was already deterministic with 408 transitions.
Starting structural reductions in LTL mode, iteration 0 : 278/278 places, 850/850 transitions.
Discarding 50 places :
Symmetric choice reduction at 0 with 50 rule applications. Total rules 50 place count 228 transition count 368
Iterating global reduction 0 with 50 rules applied. Total rules applied 100 place count 228 transition count 368
Applied a total of 100 rules in 4 ms. Remains 228 /278 variables (removed 50) and now considering 368/850 (removed 482) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 228/278 places, 368/850 transitions.
[2023-04-07 00:33:20] [INFO ] Flatten gal took : 11 ms
[2023-04-07 00:33:20] [INFO ] Flatten gal took : 11 ms
[2023-04-07 00:33:20] [INFO ] Input system was already deterministic with 368 transitions.
[2023-04-07 00:33:20] [INFO ] Flatten gal took : 27 ms
[2023-04-07 00:33:20] [INFO ] Flatten gal took : 39 ms
[2023-04-07 00:33:20] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 10 ms.
[2023-04-07 00:33:20] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 278 places, 850 transitions and 3288 arcs took 12 ms.
Total runtime 43500 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT Anderson-PT-07
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA Anderson-PT-07-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-07-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-07-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-07-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-07-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-07-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-07-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-07-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1680828167921

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202304061127.jar
+ VERSION=202304061127
+ echo 'Running Version 202304061127'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 6 (type EXCL) for 3 Anderson-PT-07-CTLFireability-02
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:666
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 55 (type FNDP) for 34 Anderson-PT-07-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type EQUN) for 34 Anderson-PT-07-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 60 (type SRCH) for 34 Anderson-PT-07-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 60 (type SRCH) for Anderson-PT-07-CTLFireability-11
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 55 (type FNDP) for Anderson-PT-07-CTLFireability-11
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 58 (type EQUN) for Anderson-PT-07-CTLFireability-11 (obsolete)
sara: try reading problem file /home/mcc/execution/374/CTLFireability-58.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 5/224 5/32 Anderson-PT-07-CTLFireability-02 820171 m, 164034 m/sec, 1782997 t fired, .

Time elapsed: 6 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 10/224 9/32 Anderson-PT-07-CTLFireability-02 1549041 m, 145774 m/sec, 3519647 t fired, .

Time elapsed: 11 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 15/224 13/32 Anderson-PT-07-CTLFireability-02 2223213 m, 134834 m/sec, 5216128 t fired, .

Time elapsed: 16 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 20/224 16/32 Anderson-PT-07-CTLFireability-02 2860571 m, 127471 m/sec, 6951881 t fired, .

Time elapsed: 21 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 25/224 19/32 Anderson-PT-07-CTLFireability-02 3439056 m, 115697 m/sec, 8660814 t fired, .

Time elapsed: 26 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 30/224 22/32 Anderson-PT-07-CTLFireability-02 3989554 m, 110099 m/sec, 10354907 t fired, .

Time elapsed: 31 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 35/224 25/32 Anderson-PT-07-CTLFireability-02 4521405 m, 106370 m/sec, 12041886 t fired, .

Time elapsed: 36 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 40/224 27/32 Anderson-PT-07-CTLFireability-02 5036208 m, 102960 m/sec, 13725378 t fired, .

Time elapsed: 41 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 45/224 30/32 Anderson-PT-07-CTLFireability-02 5535475 m, 99853 m/sec, 15424249 t fired, .

Time elapsed: 46 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 50/224 32/32 Anderson-PT-07-CTLFireability-02 6012454 m, 95395 m/sec, 17090769 t fired, .

Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 6 (type EXCL) for Anderson-PT-07-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 51 (type EXCL) for 50 Anderson-PT-07-CTLFireability-15
lola: time limit : 236 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for Anderson-PT-07-CTLFireability-15
lola: result : true
lola: markings : 21377
lola: fired transitions : 22544
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 Anderson-PT-07-CTLFireability-12
lola: time limit : 253 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/253 6/32 Anderson-PT-07-CTLFireability-12 710697 m, 142139 m/sec, 1057428 t fired, .

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/253 11/32 Anderson-PT-07-CTLFireability-12 1369291 m, 131718 m/sec, 2106923 t fired, .

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 15/253 15/32 Anderson-PT-07-CTLFireability-12 1965106 m, 119163 m/sec, 3231554 t fired, .

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 20/253 19/32 Anderson-PT-07-CTLFireability-12 2525435 m, 112065 m/sec, 4385320 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 25/253 22/32 Anderson-PT-07-CTLFireability-12 3065547 m, 108022 m/sec, 5535750 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 30/253 26/32 Anderson-PT-07-CTLFireability-12 3582607 m, 103412 m/sec, 6653148 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 35/253 29/32 Anderson-PT-07-CTLFireability-12 4108398 m, 105158 m/sec, 7799804 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 42 (type EXCL) for Anderson-PT-07-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 32 (type EXCL) for 31 Anderson-PT-07-CTLFireability-10
lola: time limit : 269 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for Anderson-PT-07-CTLFireability-10
lola: result : true
lola: markings : 50
lola: fired transitions : 51
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 Anderson-PT-07-CTLFireability-08
lola: time limit : 292 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for Anderson-PT-07-CTLFireability-08
lola: result : false
lola: markings : 1341
lola: fired transitions : 1629
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 Anderson-PT-07-CTLFireability-07
lola: time limit : 318 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 5/318 6/32 Anderson-PT-07-CTLFireability-07 843145 m, 168629 m/sec, 1924053 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 10/318 9/32 Anderson-PT-07-CTLFireability-07 1535098 m, 138390 m/sec, 3642706 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 15/318 13/32 Anderson-PT-07-CTLFireability-07 2155326 m, 124045 m/sec, 5260780 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 20/318 16/32 Anderson-PT-07-CTLFireability-07 2745044 m, 117943 m/sec, 6836894 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 25/318 18/32 Anderson-PT-07-CTLFireability-07 3317864 m, 114564 m/sec, 8391338 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 30/318 21/32 Anderson-PT-07-CTLFireability-07 3880115 m, 112450 m/sec, 9944128 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 35/318 24/32 Anderson-PT-07-CTLFireability-07 4436615 m, 111300 m/sec, 11499144 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 40/318 27/32 Anderson-PT-07-CTLFireability-07 4987921 m, 110261 m/sec, 13060382 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 45/318 29/32 Anderson-PT-07-CTLFireability-07 5525081 m, 107432 m/sec, 14597877 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 50/318 32/32 Anderson-PT-07-CTLFireability-07 6056787 m, 106341 m/sec, 16133859 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 23 (type EXCL) for Anderson-PT-07-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 17 (type EXCL) for 16 Anderson-PT-07-CTLFireability-05
lola: time limit : 344 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/344 9/32 Anderson-PT-07-CTLFireability-05 1094070 m, 218814 m/sec, 1656150 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/344 15/32 Anderson-PT-07-CTLFireability-05 1978996 m, 176985 m/sec, 3257867 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 15/344 20/32 Anderson-PT-07-CTLFireability-05 2738008 m, 151802 m/sec, 4833697 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 20/344 25/32 Anderson-PT-07-CTLFireability-05 3470281 m, 146454 m/sec, 6407487 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 25/344 30/32 Anderson-PT-07-CTLFireability-05 4184267 m, 142797 m/sec, 7965658 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 17 (type EXCL) for Anderson-PT-07-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 11 (type EXCL) for 10 Anderson-PT-07-CTLFireability-03
lola: time limit : 379 sec
lola: memory limit: 32 pages
lola: FINISHED task # 11 (type EXCL) for Anderson-PT-07-CTLFireability-03
lola: result : false
lola: markings : 50
lola: fired transitions : 149
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 57 (type EXCL) for 47 Anderson-PT-07-CTLFireability-14
lola: time limit : 427 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-11: DISJ 0 1 0 0 4 0 0 2
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-14: SP ECTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 LTL EXCL 5/427 2/32 Anderson-PT-07-CTLFireability-14 198140 m, 39628 m/sec, 239701 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 57 (type EXCL) for Anderson-PT-07-CTLFireability-14
lola: result : false
lola: markings : 210239
lola: fired transitions : 256044
lola: time used : 5.000000
lola: memory pages used : 3
lola: LAUNCH task # 53 (type EXCL) for 34 Anderson-PT-07-CTLFireability-11
lola: time limit : 487 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for Anderson-PT-07-CTLFireability-11
lola: result : true
lola: markings : 69
lola: fired transitions : 69
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 8 (type EXCL) for 3 Anderson-PT-07-CTLFireability-02
lola: time limit : 569 sec
lola: memory limit: 32 pages
lola: FINISHED task # 8 (type EXCL) for Anderson-PT-07-CTLFireability-02
lola: result : true
lola: markings : 38
lola: fired transitions : 39
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 Anderson-PT-07-CTLFireability-13
lola: time limit : 682 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 5/682 5/32 Anderson-PT-07-CTLFireability-13 772744 m, 154548 m/sec, 2024326 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 10/682 8/32 Anderson-PT-07-CTLFireability-13 1412168 m, 127884 m/sec, 4148123 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 15/682 11/32 Anderson-PT-07-CTLFireability-13 1988927 m, 115351 m/sec, 6221409 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 20/682 13/32 Anderson-PT-07-CTLFireability-13 2501426 m, 102499 m/sec, 8200287 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 25/682 15/32 Anderson-PT-07-CTLFireability-13 2979726 m, 95660 m/sec, 10120017 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 30/682 17/32 Anderson-PT-07-CTLFireability-13 3443760 m, 92806 m/sec, 12033656 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 35/682 19/32 Anderson-PT-07-CTLFireability-13 3887333 m, 88714 m/sec, 13910182 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 40/682 21/32 Anderson-PT-07-CTLFireability-13 4321826 m, 86898 m/sec, 15793712 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 45/682 23/32 Anderson-PT-07-CTLFireability-13 4738925 m, 83419 m/sec, 17663449 t fired, .

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 50/682 25/32 Anderson-PT-07-CTLFireability-13 5141456 m, 80506 m/sec, 19520818 t fired, .

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 55/682 26/32 Anderson-PT-07-CTLFireability-13 5528400 m, 77388 m/sec, 21366298 t fired, .

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 60/682 28/32 Anderson-PT-07-CTLFireability-13 5899900 m, 74300 m/sec, 23207827 t fired, .

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 65/682 30/32 Anderson-PT-07-CTLFireability-13 6268236 m, 73667 m/sec, 25047372 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 70/682 31/32 Anderson-PT-07-CTLFireability-13 6640501 m, 74453 m/sec, 26900778 t fired, .

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 45 (type EXCL) for Anderson-PT-07-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 1 (type EXCL) for 0 Anderson-PT-07-CTLFireability-00
lola: time limit : 834 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/834 4/32 Anderson-PT-07-CTLFireability-00 654107 m, 130821 m/sec, 2200096 t fired, .

Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/834 7/32 Anderson-PT-07-CTLFireability-00 1205078 m, 110194 m/sec, 4219936 t fired, .

Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/834 9/32 Anderson-PT-07-CTLFireability-00 1708032 m, 100590 m/sec, 6168530 t fired, .

Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/834 11/32 Anderson-PT-07-CTLFireability-00 2178946 m, 94182 m/sec, 8036786 t fired, .

Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/834 13/32 Anderson-PT-07-CTLFireability-00 2620979 m, 88406 m/sec, 9831448 t fired, .

Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/834 15/32 Anderson-PT-07-CTLFireability-00 3053817 m, 86567 m/sec, 11623822 t fired, .

Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/834 17/32 Anderson-PT-07-CTLFireability-00 3478614 m, 84959 m/sec, 13409144 t fired, .

Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/834 19/32 Anderson-PT-07-CTLFireability-00 3892807 m, 82838 m/sec, 15181155 t fired, .

Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/834 21/32 Anderson-PT-07-CTLFireability-00 4298727 m, 81184 m/sec, 16941070 t fired, .

Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/834 22/32 Anderson-PT-07-CTLFireability-00 4693452 m, 78945 m/sec, 18684192 t fired, .

Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/834 24/32 Anderson-PT-07-CTLFireability-00 5081965 m, 77702 m/sec, 20419177 t fired, .

Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/834 26/32 Anderson-PT-07-CTLFireability-00 5461631 m, 75933 m/sec, 22142869 t fired, .

Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/834 27/32 Anderson-PT-07-CTLFireability-00 5832180 m, 74109 m/sec, 23843573 t fired, .

Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/834 29/32 Anderson-PT-07-CTLFireability-00 6198474 m, 73258 m/sec, 25540460 t fired, .

Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/834 31/32 Anderson-PT-07-CTLFireability-00 6558700 m, 72045 m/sec, 27227268 t fired, .

Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 80/834 32/32 Anderson-PT-07-CTLFireability-00 6914274 m, 71114 m/sec, 28906596 t fired, .

Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 1 (type EXCL) for Anderson-PT-07-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 29 (type EXCL) for 28 Anderson-PT-07-CTLFireability-09
lola: time limit : 1084 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/1084 4/32 Anderson-PT-07-CTLFireability-09 545145 m, 109029 m/sec, 1823463 t fired, .

Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 10/1084 6/32 Anderson-PT-07-CTLFireability-09 1018660 m, 94703 m/sec, 3525551 t fired, .

Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 15/1084 8/32 Anderson-PT-07-CTLFireability-09 1461538 m, 88575 m/sec, 5203607 t fired, .

Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 20/1084 10/32 Anderson-PT-07-CTLFireability-09 1884936 m, 84679 m/sec, 6858614 t fired, .

Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 25/1084 12/32 Anderson-PT-07-CTLFireability-09 2293749 m, 81762 m/sec, 8483504 t fired, .

Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 30/1084 14/32 Anderson-PT-07-CTLFireability-09 2689885 m, 79227 m/sec, 10089206 t fired, .

Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 35/1084 15/32 Anderson-PT-07-CTLFireability-09 3079577 m, 77938 m/sec, 11696332 t fired, .

Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 40/1084 17/32 Anderson-PT-07-CTLFireability-09 3462791 m, 76642 m/sec, 13297370 t fired, .

Time elapsed: 386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 45/1084 19/32 Anderson-PT-07-CTLFireability-09 3840310 m, 75503 m/sec, 14900225 t fired, .

Time elapsed: 391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 50/1084 20/32 Anderson-PT-07-CTLFireability-09 4211405 m, 74219 m/sec, 16495640 t fired, .

Time elapsed: 396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 55/1084 22/32 Anderson-PT-07-CTLFireability-09 4573993 m, 72517 m/sec, 18080913 t fired, .

Time elapsed: 401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 60/1084 24/32 Anderson-PT-07-CTLFireability-09 4930250 m, 71251 m/sec, 19658222 t fired, .

Time elapsed: 406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 65/1084 25/32 Anderson-PT-07-CTLFireability-09 5280778 m, 70105 m/sec, 21229648 t fired, .

Time elapsed: 411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 70/1084 27/32 Anderson-PT-07-CTLFireability-09 5622706 m, 68385 m/sec, 22781473 t fired, .

Time elapsed: 416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 75/1084 28/32 Anderson-PT-07-CTLFireability-09 5960498 m, 67558 m/sec, 24327341 t fired, .

Time elapsed: 421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 80/1084 29/32 Anderson-PT-07-CTLFireability-09 6294024 m, 66705 m/sec, 25871099 t fired, .

Time elapsed: 426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 85/1084 31/32 Anderson-PT-07-CTLFireability-09 6624362 m, 66067 m/sec, 27410841 t fired, .

Time elapsed: 431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 90/1084 32/32 Anderson-PT-07-CTLFireability-09 6950760 m, 65279 m/sec, 28946476 t fired, .

Time elapsed: 436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 29 (type EXCL) for Anderson-PT-07-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 14 (type EXCL) for 13 Anderson-PT-07-CTLFireability-04
lola: time limit : 1579 sec
lola: memory limit: 32 pages
lola: FINISHED task # 14 (type EXCL) for Anderson-PT-07-CTLFireability-04
lola: result : true
lola: markings : 12364
lola: fired transitions : 19959
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 19 Anderson-PT-07-CTLFireability-06
lola: time limit : 3159 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/3159 3/32 Anderson-PT-07-CTLFireability-06 372415 m, 74483 m/sec, 2336870 t fired, .

Time elapsed: 446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 10/3159 5/32 Anderson-PT-07-CTLFireability-06 709244 m, 67365 m/sec, 4532128 t fired, .

Time elapsed: 451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 15/3159 6/32 Anderson-PT-07-CTLFireability-06 1036598 m, 65470 m/sec, 6705679 t fired, .

Time elapsed: 456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 20/3159 8/32 Anderson-PT-07-CTLFireability-06 1353960 m, 63472 m/sec, 8864002 t fired, .

Time elapsed: 461 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 25/3159 9/32 Anderson-PT-07-CTLFireability-06 1663630 m, 61934 m/sec, 11001134 t fired, .

Time elapsed: 466 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 30/3159 10/32 Anderson-PT-07-CTLFireability-06 1966755 m, 60625 m/sec, 13111063 t fired, .

Time elapsed: 471 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 35/3159 12/32 Anderson-PT-07-CTLFireability-06 2263573 m, 59363 m/sec, 15190720 t fired, .

Time elapsed: 476 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 40/3159 13/32 Anderson-PT-07-CTLFireability-06 2555678 m, 58421 m/sec, 17256447 t fired, .

Time elapsed: 481 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 45/3159 14/32 Anderson-PT-07-CTLFireability-06 2842247 m, 57313 m/sec, 19299284 t fired, .

Time elapsed: 486 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 50/3159 16/32 Anderson-PT-07-CTLFireability-06 3123353 m, 56221 m/sec, 21314348 t fired, .

Time elapsed: 491 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 55/3159 17/32 Anderson-PT-07-CTLFireability-06 3401514 m, 55632 m/sec, 23321135 t fired, .

Time elapsed: 496 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 60/3159 18/32 Anderson-PT-07-CTLFireability-06 3676743 m, 55045 m/sec, 25318924 t fired, .

Time elapsed: 501 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 65/3159 19/32 Anderson-PT-07-CTLFireability-06 3948498 m, 54351 m/sec, 27306658 t fired, .

Time elapsed: 506 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 70/3159 20/32 Anderson-PT-07-CTLFireability-06 4219192 m, 54138 m/sec, 29293080 t fired, .

Time elapsed: 511 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 75/3159 22/32 Anderson-PT-07-CTLFireability-06 4487039 m, 53569 m/sec, 31274524 t fired, .

Time elapsed: 516 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 80/3159 23/32 Anderson-PT-07-CTLFireability-06 4751831 m, 52958 m/sec, 33247525 t fired, .

Time elapsed: 521 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 85/3159 24/32 Anderson-PT-07-CTLFireability-06 5015288 m, 52691 m/sec, 35213259 t fired, .

Time elapsed: 526 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 90/3159 25/32 Anderson-PT-07-CTLFireability-06 5278216 m, 52585 m/sec, 37194096 t fired, .

Time elapsed: 531 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 95/3159 26/32 Anderson-PT-07-CTLFireability-06 5540115 m, 52379 m/sec, 39176557 t fired, .

Time elapsed: 536 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 100/3159 27/32 Anderson-PT-07-CTLFireability-06 5799452 m, 51867 m/sec, 41147090 t fired, .

Time elapsed: 541 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 105/3159 28/32 Anderson-PT-07-CTLFireability-06 6056673 m, 51444 m/sec, 43108291 t fired, .

Time elapsed: 546 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 110/3159 30/32 Anderson-PT-07-CTLFireability-06 6311975 m, 51060 m/sec, 45067074 t fired, .

Time elapsed: 551 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 115/3159 31/32 Anderson-PT-07-CTLFireability-06 6565574 m, 50719 m/sec, 47018007 t fired, .

Time elapsed: 556 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 120/3159 32/32 Anderson-PT-07-CTLFireability-06 6817211 m, 50327 m/sec, 48964033 t fired, .

Time elapsed: 561 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 20 (type EXCL) for Anderson-PT-07-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Anderson-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 566 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: Portfolio finished: no open tasks 15

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-07-CTLFireability-00: CTL unknown AGGR
Anderson-PT-07-CTLFireability-02: DISJ true CTL model checker
Anderson-PT-07-CTLFireability-03: CTL false CTL model checker
Anderson-PT-07-CTLFireability-04: CTL true CTL model checker
Anderson-PT-07-CTLFireability-05: CTL unknown AGGR
Anderson-PT-07-CTLFireability-06: CTL unknown AGGR
Anderson-PT-07-CTLFireability-07: CTL unknown AGGR
Anderson-PT-07-CTLFireability-08: CTL false CTL model checker
Anderson-PT-07-CTLFireability-09: CTL unknown AGGR
Anderson-PT-07-CTLFireability-10: CTL true CTL model checker
Anderson-PT-07-CTLFireability-11: DISJ false DISJ
Anderson-PT-07-CTLFireability-12: CTL unknown AGGR
Anderson-PT-07-CTLFireability-13: CTL unknown AGGR
Anderson-PT-07-CTLFireability-14: SP ECTL true LTL model checker
Anderson-PT-07-CTLFireability-15: CTL true CTL model checker


Time elapsed: 566 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Anderson-PT-07"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Anderson-PT-07, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r519-tall-167987244700026"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Anderson-PT-07.tgz
mv Anderson-PT-07 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;