fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r519-tall-167987244700018
Last Updated
May 14, 2023

About the Execution of LoLa+red for Anderson-PT-06

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
1849.491 189543.00 207132.00 760.00 FFFTTFFFTFTFTT?T normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r519-tall-167987244700018.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Anderson-PT-06, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r519-tall-167987244700018
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 764K
-rw-r--r-- 1 mcc users 5.7K Mar 23 15:19 CTLCardinality.txt
-rw-r--r-- 1 mcc users 54K Mar 23 15:19 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.6K Mar 23 15:18 CTLFireability.txt
-rw-r--r-- 1 mcc users 59K Mar 23 15:18 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K Mar 23 07:06 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Mar 23 07:06 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Mar 23 07:06 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 23 07:06 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Mar 26 22:42 NewModel
-rw-r--r-- 1 mcc users 14K Mar 23 15:20 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 137K Mar 23 15:20 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Mar 23 15:19 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 80K Mar 23 15:19 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 23 07:06 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Mar 23 07:06 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 26 22:42 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 26 22:42 instance
-rw-r--r-- 1 mcc users 6 Mar 26 22:42 iscolored
-rw-r--r-- 1 mcc users 302K Mar 31 16:48 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Anderson-PT-06-CTLFireability-00
FORMULA_NAME Anderson-PT-06-CTLFireability-01
FORMULA_NAME Anderson-PT-06-CTLFireability-02
FORMULA_NAME Anderson-PT-06-CTLFireability-03
FORMULA_NAME Anderson-PT-06-CTLFireability-04
FORMULA_NAME Anderson-PT-06-CTLFireability-05
FORMULA_NAME Anderson-PT-06-CTLFireability-06
FORMULA_NAME Anderson-PT-06-CTLFireability-07
FORMULA_NAME Anderson-PT-06-CTLFireability-08
FORMULA_NAME Anderson-PT-06-CTLFireability-09
FORMULA_NAME Anderson-PT-06-CTLFireability-10
FORMULA_NAME Anderson-PT-06-CTLFireability-11
FORMULA_NAME Anderson-PT-06-CTLFireability-12
FORMULA_NAME Anderson-PT-06-CTLFireability-13
FORMULA_NAME Anderson-PT-06-CTLFireability-14
FORMULA_NAME Anderson-PT-06-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1680827270845

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Anderson-PT-06
Applying reductions before tool lola
Invoking reducer
Running Version 202304061127
[2023-04-07 00:27:52] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-04-07 00:27:52] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-04-07 00:27:52] [INFO ] Load time of PNML (sax parser for PT used): 75 ms
[2023-04-07 00:27:52] [INFO ] Transformed 229 places.
[2023-04-07 00:27:52] [INFO ] Transformed 600 transitions.
[2023-04-07 00:27:52] [INFO ] Found NUPN structural information;
[2023-04-07 00:27:52] [INFO ] Parsed PT model containing 229 places and 600 transitions and 2280 arcs in 145 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Support contains 93 out of 229 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 229/229 places, 600/600 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 208 transition count 579
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 208 transition count 579
Applied a total of 42 rules in 40 ms. Remains 208 /229 variables (removed 21) and now considering 579/600 (removed 21) transitions.
// Phase 1: matrix 579 rows 208 cols
[2023-04-07 00:27:52] [INFO ] Computed 15 invariants in 30 ms
[2023-04-07 00:27:52] [INFO ] Implicit Places using invariants in 396 ms returned []
[2023-04-07 00:27:52] [INFO ] Invariant cache hit.
[2023-04-07 00:27:53] [INFO ] State equation strengthened by 30 read => feed constraints.
[2023-04-07 00:27:53] [INFO ] Implicit Places using invariants and state equation in 384 ms returned []
Implicit Place search using SMT with State Equation took 806 ms to find 0 implicit places.
[2023-04-07 00:27:53] [INFO ] Invariant cache hit.
[2023-04-07 00:27:53] [INFO ] Dead Transitions using invariants and state equation in 256 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 208/229 places, 579/600 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1103 ms. Remains : 208/229 places, 579/600 transitions.
Support contains 93 out of 208 places after structural reductions.
[2023-04-07 00:27:53] [INFO ] Flatten gal took : 73 ms
[2023-04-07 00:27:53] [INFO ] Flatten gal took : 38 ms
[2023-04-07 00:27:53] [INFO ] Input system was already deterministic with 579 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 543 ms. (steps per millisecond=18 ) properties (out of 98) seen :52
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 45) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 43) seen :5
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 37) seen :4
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 33) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :3
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 29) seen :3
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 26) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 25) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 24) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 23) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 22) seen :0
Running SMT prover for 22 properties.
[2023-04-07 00:27:54] [INFO ] Invariant cache hit.
[2023-04-07 00:27:54] [INFO ] After 137ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:22
[2023-04-07 00:27:55] [INFO ] [Nat]Absence check using 7 positive place invariants in 3 ms returned sat
[2023-04-07 00:27:55] [INFO ] [Nat]Absence check using 7 positive and 8 generalized place invariants in 5 ms returned sat
[2023-04-07 00:27:56] [INFO ] After 1000ms SMT Verify possible using state equation in natural domain returned unsat :3 sat :19
[2023-04-07 00:27:56] [INFO ] State equation strengthened by 30 read => feed constraints.
[2023-04-07 00:27:56] [INFO ] After 789ms SMT Verify possible using 30 Read/Feed constraints in natural domain returned unsat :3 sat :19
[2023-04-07 00:27:58] [INFO ] After 1795ms SMT Verify possible using trap constraints in natural domain returned unsat :3 sat :19
Attempting to minimize the solution found.
Minimization took 770 ms.
[2023-04-07 00:27:58] [INFO ] After 3799ms SMT Verify possible using all constraints in natural domain returned unsat :3 sat :19
Fused 22 Parikh solutions to 19 different solutions.
Parikh walk visited 1 properties in 204 ms.
Support contains 26 out of 208 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 208/208 places, 579/579 transitions.
Performed 28 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 28 Pre rules applied. Total rules applied 0 place count 208 transition count 551
Deduced a syphon composed of 28 places in 1 ms
Reduce places removed 28 places and 0 transitions.
Iterating global reduction 0 with 56 rules applied. Total rules applied 56 place count 180 transition count 551
Discarding 22 places :
Symmetric choice reduction at 0 with 22 rule applications. Total rules 78 place count 158 transition count 379
Iterating global reduction 0 with 22 rules applied. Total rules applied 100 place count 158 transition count 379
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 104 place count 156 transition count 377
Applied a total of 104 rules in 67 ms. Remains 156 /208 variables (removed 52) and now considering 377/579 (removed 202) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 67 ms. Remains : 156/208 places, 377/579 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 334 ms. (steps per millisecond=29 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 18) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 17) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 15) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 14) seen :0
Running SMT prover for 14 properties.
// Phase 1: matrix 377 rows 156 cols
[2023-04-07 00:27:59] [INFO ] Computed 15 invariants in 8 ms
[2023-04-07 00:27:59] [INFO ] [Real]Absence check using 7 positive place invariants in 3 ms returned sat
[2023-04-07 00:27:59] [INFO ] [Real]Absence check using 7 positive and 8 generalized place invariants in 6 ms returned sat
[2023-04-07 00:27:59] [INFO ] After 249ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:14
[2023-04-07 00:27:59] [INFO ] [Nat]Absence check using 7 positive place invariants in 2 ms returned sat
[2023-04-07 00:27:59] [INFO ] [Nat]Absence check using 7 positive and 8 generalized place invariants in 12 ms returned sat
[2023-04-07 00:28:00] [INFO ] After 381ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :14
[2023-04-07 00:28:00] [INFO ] State equation strengthened by 30 read => feed constraints.
[2023-04-07 00:28:00] [INFO ] After 329ms SMT Verify possible using 30 Read/Feed constraints in natural domain returned unsat :0 sat :14
[2023-04-07 00:28:01] [INFO ] After 728ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :14
Attempting to minimize the solution found.
Minimization took 299 ms.
[2023-04-07 00:28:01] [INFO ] After 1539ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :14
Parikh walk visited 0 properties in 105 ms.
Support contains 19 out of 156 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 156/156 places, 377/377 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 154 transition count 355
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 154 transition count 355
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 6 place count 153 transition count 354
Applied a total of 6 rules in 18 ms. Remains 153 /156 variables (removed 3) and now considering 354/377 (removed 23) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 18 ms. Remains : 153/156 places, 354/377 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 343 ms. (steps per millisecond=29 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 124 ms. (steps per millisecond=80 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 118 ms. (steps per millisecond=84 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 107 ms. (steps per millisecond=93 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 142 ms. (steps per millisecond=70 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 163 ms. (steps per millisecond=61 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 119 ms. (steps per millisecond=84 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 60 ms. (steps per millisecond=166 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 69 ms. (steps per millisecond=144 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 108 ms. (steps per millisecond=92 ) properties (out of 14) seen :3
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 114 ms. (steps per millisecond=87 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 68 ms. (steps per millisecond=147 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 103 ms. (steps per millisecond=97 ) properties (out of 11) seen :0
Running SMT prover for 11 properties.
// Phase 1: matrix 354 rows 153 cols
[2023-04-07 00:28:03] [INFO ] Computed 15 invariants in 12 ms
[2023-04-07 00:28:03] [INFO ] [Real]Absence check using 7 positive place invariants in 2 ms returned sat
[2023-04-07 00:28:03] [INFO ] [Real]Absence check using 7 positive and 8 generalized place invariants in 4 ms returned sat
[2023-04-07 00:28:03] [INFO ] After 192ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:11
[2023-04-07 00:28:03] [INFO ] [Nat]Absence check using 7 positive place invariants in 3 ms returned sat
[2023-04-07 00:28:03] [INFO ] [Nat]Absence check using 7 positive and 8 generalized place invariants in 4 ms returned sat
[2023-04-07 00:28:03] [INFO ] After 293ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :11
[2023-04-07 00:28:03] [INFO ] State equation strengthened by 30 read => feed constraints.
[2023-04-07 00:28:03] [INFO ] After 238ms SMT Verify possible using 30 Read/Feed constraints in natural domain returned unsat :0 sat :11
[2023-04-07 00:28:04] [INFO ] After 536ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :11
Attempting to minimize the solution found.
Minimization took 208 ms.
[2023-04-07 00:28:04] [INFO ] After 1149ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :11
Parikh walk visited 4 properties in 96 ms.
Support contains 11 out of 153 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 153/153 places, 354/354 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 146 transition count 277
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 146 transition count 277
Applied a total of 14 rules in 15 ms. Remains 146 /153 variables (removed 7) and now considering 277/354 (removed 77) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 15 ms. Remains : 146/153 places, 277/354 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 124 ms. (steps per millisecond=80 ) properties (out of 7) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 43 ms. (steps per millisecond=232 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 45 ms. (steps per millisecond=222 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 62 ms. (steps per millisecond=161 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 6) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 5) seen :1
Running SMT prover for 4 properties.
// Phase 1: matrix 277 rows 146 cols
[2023-04-07 00:28:05] [INFO ] Computed 15 invariants in 12 ms
[2023-04-07 00:28:05] [INFO ] [Real]Absence check using 7 positive place invariants in 3 ms returned sat
[2023-04-07 00:28:05] [INFO ] [Real]Absence check using 7 positive and 8 generalized place invariants in 7 ms returned sat
[2023-04-07 00:28:05] [INFO ] After 148ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-04-07 00:28:05] [INFO ] [Nat]Absence check using 7 positive place invariants in 2 ms returned sat
[2023-04-07 00:28:05] [INFO ] [Nat]Absence check using 7 positive and 8 generalized place invariants in 7 ms returned sat
[2023-04-07 00:28:05] [INFO ] After 102ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :4
[2023-04-07 00:28:05] [INFO ] State equation strengthened by 30 read => feed constraints.
[2023-04-07 00:28:05] [INFO ] After 55ms SMT Verify possible using 30 Read/Feed constraints in natural domain returned unsat :0 sat :4
[2023-04-07 00:28:05] [INFO ] After 130ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :4
Attempting to minimize the solution found.
Minimization took 50 ms.
[2023-04-07 00:28:05] [INFO ] After 344ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :4
Parikh walk visited 0 properties in 17 ms.
Support contains 5 out of 146 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 146/146 places, 277/277 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 144 transition count 255
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 144 transition count 255
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 6 place count 143 transition count 254
Applied a total of 6 rules in 17 ms. Remains 143 /146 variables (removed 3) and now considering 254/277 (removed 23) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 18 ms. Remains : 143/146 places, 254/277 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 71 ms. (steps per millisecond=140 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 45 ms. (steps per millisecond=222 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 50 ms. (steps per millisecond=200 ) properties (out of 4) seen :0
Finished probabilistic random walk after 44868 steps, run visited all 4 properties in 249 ms. (steps per millisecond=180 )
Probabilistic random walk after 44868 steps, saw 26197 distinct states, run finished after 249 ms. (steps per millisecond=180 ) properties seen :4
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 3 atomic propositions for a total of 16 simplifications.
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 32 ms
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 31 ms
[2023-04-07 00:28:06] [INFO ] Input system was already deterministic with 579 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 208/208 places, 579/579 transitions.
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 35 place count 173 transition count 274
Iterating global reduction 0 with 35 rules applied. Total rules applied 70 place count 173 transition count 274
Applied a total of 70 rules in 7 ms. Remains 173 /208 variables (removed 35) and now considering 274/579 (removed 305) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 173/208 places, 274/579 transitions.
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 11 ms
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 12 ms
[2023-04-07 00:28:06] [INFO ] Input system was already deterministic with 274 transitions.
Starting structural reductions in LTL mode, iteration 0 : 208/208 places, 579/579 transitions.
Discarding 36 places :
Symmetric choice reduction at 0 with 36 rule applications. Total rules 36 place count 172 transition count 273
Iterating global reduction 0 with 36 rules applied. Total rules applied 72 place count 172 transition count 273
Applied a total of 72 rules in 5 ms. Remains 172 /208 variables (removed 36) and now considering 273/579 (removed 306) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 172/208 places, 273/579 transitions.
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 12 ms
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 11 ms
[2023-04-07 00:28:06] [INFO ] Input system was already deterministic with 273 transitions.
Starting structural reductions in LTL mode, iteration 0 : 208/208 places, 579/579 transitions.
Discarding 38 places :
Symmetric choice reduction at 0 with 38 rule applications. Total rules 38 place count 170 transition count 251
Iterating global reduction 0 with 38 rules applied. Total rules applied 76 place count 170 transition count 251
Applied a total of 76 rules in 7 ms. Remains 170 /208 variables (removed 38) and now considering 251/579 (removed 328) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 170/208 places, 251/579 transitions.
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 8 ms
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 9 ms
[2023-04-07 00:28:06] [INFO ] Input system was already deterministic with 251 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 208/208 places, 579/579 transitions.
Performed 28 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 28 Pre rules applied. Total rules applied 0 place count 208 transition count 551
Deduced a syphon composed of 28 places in 0 ms
Reduce places removed 28 places and 0 transitions.
Iterating global reduction 0 with 56 rules applied. Total rules applied 56 place count 180 transition count 551
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 84 place count 152 transition count 323
Iterating global reduction 0 with 28 rules applied. Total rules applied 112 place count 152 transition count 323
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 114 place count 151 transition count 322
Applied a total of 114 rules in 25 ms. Remains 151 /208 variables (removed 57) and now considering 322/579 (removed 257) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 26 ms. Remains : 151/208 places, 322/579 transitions.
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 12 ms
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 12 ms
[2023-04-07 00:28:06] [INFO ] Input system was already deterministic with 322 transitions.
Starting structural reductions in LTL mode, iteration 0 : 208/208 places, 579/579 transitions.
Discarding 33 places :
Symmetric choice reduction at 0 with 33 rule applications. Total rules 33 place count 175 transition count 286
Iterating global reduction 0 with 33 rules applied. Total rules applied 66 place count 175 transition count 286
Applied a total of 66 rules in 8 ms. Remains 175 /208 variables (removed 33) and now considering 286/579 (removed 293) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 175/208 places, 286/579 transitions.
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 10 ms
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 10 ms
[2023-04-07 00:28:06] [INFO ] Input system was already deterministic with 286 transitions.
Starting structural reductions in LTL mode, iteration 0 : 208/208 places, 579/579 transitions.
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 28 place count 180 transition count 341
Iterating global reduction 0 with 28 rules applied. Total rules applied 56 place count 180 transition count 341
Applied a total of 56 rules in 6 ms. Remains 180 /208 variables (removed 28) and now considering 341/579 (removed 238) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 180/208 places, 341/579 transitions.
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 11 ms
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 12 ms
[2023-04-07 00:28:06] [INFO ] Input system was already deterministic with 341 transitions.
Starting structural reductions in LTL mode, iteration 0 : 208/208 places, 579/579 transitions.
Discarding 32 places :
Symmetric choice reduction at 0 with 32 rule applications. Total rules 32 place count 176 transition count 317
Iterating global reduction 0 with 32 rules applied. Total rules applied 64 place count 176 transition count 317
Applied a total of 64 rules in 5 ms. Remains 176 /208 variables (removed 32) and now considering 317/579 (removed 262) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 176/208 places, 317/579 transitions.
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 10 ms
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 11 ms
[2023-04-07 00:28:06] [INFO ] Input system was already deterministic with 317 transitions.
Starting structural reductions in LTL mode, iteration 0 : 208/208 places, 579/579 transitions.
Discarding 33 places :
Symmetric choice reduction at 0 with 33 rule applications. Total rules 33 place count 175 transition count 306
Iterating global reduction 0 with 33 rules applied. Total rules applied 66 place count 175 transition count 306
Applied a total of 66 rules in 7 ms. Remains 175 /208 variables (removed 33) and now considering 306/579 (removed 273) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 175/208 places, 306/579 transitions.
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 10 ms
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 11 ms
[2023-04-07 00:28:06] [INFO ] Input system was already deterministic with 306 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 208/208 places, 579/579 transitions.
Performed 30 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 30 Pre rules applied. Total rules applied 0 place count 208 transition count 549
Deduced a syphon composed of 30 places in 0 ms
Reduce places removed 30 places and 0 transitions.
Iterating global reduction 0 with 60 rules applied. Total rules applied 60 place count 178 transition count 549
Discarding 39 places :
Symmetric choice reduction at 0 with 39 rule applications. Total rules 99 place count 139 transition count 210
Iterating global reduction 0 with 39 rules applied. Total rules applied 138 place count 139 transition count 210
Applied a total of 138 rules in 16 ms. Remains 139 /208 variables (removed 69) and now considering 210/579 (removed 369) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 16 ms. Remains : 139/208 places, 210/579 transitions.
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 7 ms
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 7 ms
[2023-04-07 00:28:06] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 208/208 places, 579/579 transitions.
Performed 30 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 30 Pre rules applied. Total rules applied 0 place count 208 transition count 549
Deduced a syphon composed of 30 places in 0 ms
Reduce places removed 30 places and 0 transitions.
Iterating global reduction 0 with 60 rules applied. Total rules applied 60 place count 178 transition count 549
Discarding 38 places :
Symmetric choice reduction at 0 with 38 rule applications. Total rules 98 place count 140 transition count 221
Iterating global reduction 0 with 38 rules applied. Total rules applied 136 place count 140 transition count 221
Applied a total of 136 rules in 15 ms. Remains 140 /208 variables (removed 68) and now considering 221/579 (removed 358) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 15 ms. Remains : 140/208 places, 221/579 transitions.
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 6 ms
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 7 ms
[2023-04-07 00:28:06] [INFO ] Input system was already deterministic with 221 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 208/208 places, 579/579 transitions.
Performed 30 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 30 Pre rules applied. Total rules applied 0 place count 208 transition count 549
Deduced a syphon composed of 30 places in 0 ms
Reduce places removed 30 places and 0 transitions.
Iterating global reduction 0 with 60 rules applied. Total rules applied 60 place count 178 transition count 549
Discarding 39 places :
Symmetric choice reduction at 0 with 39 rule applications. Total rules 99 place count 139 transition count 210
Iterating global reduction 0 with 39 rules applied. Total rules applied 138 place count 139 transition count 210
Applied a total of 138 rules in 15 ms. Remains 139 /208 variables (removed 69) and now considering 210/579 (removed 369) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 16 ms. Remains : 139/208 places, 210/579 transitions.
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 6 ms
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 6 ms
[2023-04-07 00:28:06] [INFO ] Input system was already deterministic with 210 transitions.
Finished random walk after 425 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=212 )
FORMULA Anderson-PT-06-CTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Parikh walk visited 0 properties in 0 ms.
Starting structural reductions in SI_CTL mode, iteration 0 : 208/208 places, 579/579 transitions.
Performed 28 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 28 Pre rules applied. Total rules applied 0 place count 208 transition count 551
Deduced a syphon composed of 28 places in 0 ms
Reduce places removed 28 places and 0 transitions.
Iterating global reduction 0 with 56 rules applied. Total rules applied 56 place count 180 transition count 551
Discarding 34 places :
Symmetric choice reduction at 0 with 34 rule applications. Total rules 90 place count 146 transition count 247
Iterating global reduction 0 with 34 rules applied. Total rules applied 124 place count 146 transition count 247
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 128 place count 144 transition count 245
Applied a total of 128 rules in 17 ms. Remains 144 /208 variables (removed 64) and now considering 245/579 (removed 334) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 17 ms. Remains : 144/208 places, 245/579 transitions.
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 8 ms
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 8 ms
[2023-04-07 00:28:06] [INFO ] Input system was already deterministic with 245 transitions.
Starting structural reductions in LTL mode, iteration 0 : 208/208 places, 579/579 transitions.
Discarding 29 places :
Symmetric choice reduction at 0 with 29 rule applications. Total rules 29 place count 179 transition count 340
Iterating global reduction 0 with 29 rules applied. Total rules applied 58 place count 179 transition count 340
Applied a total of 58 rules in 6 ms. Remains 179 /208 variables (removed 29) and now considering 340/579 (removed 239) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 179/208 places, 340/579 transitions.
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 9 ms
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 11 ms
[2023-04-07 00:28:06] [INFO ] Input system was already deterministic with 340 transitions.
Starting structural reductions in LTL mode, iteration 0 : 208/208 places, 579/579 transitions.
Discarding 36 places :
Symmetric choice reduction at 0 with 36 rule applications. Total rules 36 place count 172 transition count 273
Iterating global reduction 0 with 36 rules applied. Total rules applied 72 place count 172 transition count 273
Applied a total of 72 rules in 6 ms. Remains 172 /208 variables (removed 36) and now considering 273/579 (removed 306) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 172/208 places, 273/579 transitions.
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 8 ms
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 8 ms
[2023-04-07 00:28:06] [INFO ] Input system was already deterministic with 273 transitions.
Starting structural reductions in LTL mode, iteration 0 : 208/208 places, 579/579 transitions.
Discarding 29 places :
Symmetric choice reduction at 0 with 29 rule applications. Total rules 29 place count 179 transition count 330
Iterating global reduction 0 with 29 rules applied. Total rules applied 58 place count 179 transition count 330
Applied a total of 58 rules in 4 ms. Remains 179 /208 variables (removed 29) and now considering 330/579 (removed 249) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 179/208 places, 330/579 transitions.
[2023-04-07 00:28:06] [INFO ] Flatten gal took : 9 ms
[2023-04-07 00:28:07] [INFO ] Flatten gal took : 10 ms
[2023-04-07 00:28:07] [INFO ] Input system was already deterministic with 330 transitions.
Starting structural reductions in LTL mode, iteration 0 : 208/208 places, 579/579 transitions.
Discarding 34 places :
Symmetric choice reduction at 0 with 34 rule applications. Total rules 34 place count 174 transition count 295
Iterating global reduction 0 with 34 rules applied. Total rules applied 68 place count 174 transition count 295
Applied a total of 68 rules in 6 ms. Remains 174 /208 variables (removed 34) and now considering 295/579 (removed 284) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 174/208 places, 295/579 transitions.
[2023-04-07 00:28:07] [INFO ] Flatten gal took : 8 ms
[2023-04-07 00:28:07] [INFO ] Flatten gal took : 9 ms
[2023-04-07 00:28:07] [INFO ] Input system was already deterministic with 295 transitions.
[2023-04-07 00:28:07] [INFO ] Flatten gal took : 19 ms
[2023-04-07 00:28:07] [INFO ] Flatten gal took : 18 ms
[2023-04-07 00:28:07] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-04-07 00:28:07] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 208 places, 579 transitions and 2238 arcs took 2 ms.
Total runtime 14869 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT Anderson-PT-06
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA Anderson-PT-06-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-06-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-06-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-06-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-06-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-06-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-06-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-06-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-06-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-06-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-06-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-06-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-06-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-06-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1680827460388

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202304061127.jar
+ VERSION=202304061127
+ echo 'Running Version 202304061127'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 1 (type EXCL) for 0 Anderson-PT-06-CTLFireability-00
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 1 (type EXCL) for Anderson-PT-06-CTLFireability-00
lola: result : false
lola: markings : 29256
lola: fired transitions : 31308
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 Anderson-PT-06-CTLFireability-13
lola: time limit : 225 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for Anderson-PT-06-CTLFireability-13
lola: result : true
lola: markings : 31
lola: fired transitions : 62
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 Anderson-PT-06-CTLFireability-12
lola: time limit : 240 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for Anderson-PT-06-CTLFireability-12
lola: result : true
lola: markings : 31
lola: fired transitions : 156
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 Anderson-PT-06-CTLFireability-07
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 22 (type EXCL) for Anderson-PT-06-CTLFireability-07
lola: result : false
lola: markings : 31
lola: fired transitions : 36
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 16 (type EXCL) for 15 Anderson-PT-06-CTLFireability-05
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 16 (type EXCL) for Anderson-PT-06-CTLFireability-05
lola: result : false
lola: markings : 128
lola: fired transitions : 201
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: LAUNCH task # 49 (type EXCL) for 42 Anderson-PT-06-CTLFireability-15
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 54 (type FNDP) for 27 Anderson-PT-06-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 55 (type EQUN) for 27 Anderson-PT-06-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 57 (type SRCH) for 27 Anderson-PT-06-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 49 (type EXCL) for Anderson-PT-06-CTLFireability-15
lola: result : true
lola: markings : 22
lola: fired transitions : 21
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 Anderson-PT-06-CTLFireability-14
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: FINISHED task # 57 (type SRCH) for Anderson-PT-06-CTLFireability-09
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 54 (type FNDP) for Anderson-PT-06-CTLFireability-09
lola: result : true
lola: fired transitions : 1385
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 55 (type EQUN) for Anderson-PT-06-CTLFireability-09 (obsolete)
lola: FINISHED task # 55 (type EQUN) for Anderson-PT-06-CTLFireability-09
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 4/449 2/32 Anderson-PT-06-CTLFireability-14 286637 m, 57327 m/sec, 708831 t fired, .

Time elapsed: 5 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 9/449 4/32 Anderson-PT-06-CTLFireability-14 620031 m, 66678 m/sec, 1632236 t fired, .

Time elapsed: 10 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 14/449 5/32 Anderson-PT-06-CTLFireability-14 971308 m, 70255 m/sec, 2644416 t fired, .

Time elapsed: 15 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 19/449 7/32 Anderson-PT-06-CTLFireability-14 1336648 m, 73068 m/sec, 3771303 t fired, .

Time elapsed: 20 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 24/449 9/32 Anderson-PT-06-CTLFireability-14 1702127 m, 73095 m/sec, 4989832 t fired, .

Time elapsed: 25 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 29/449 11/32 Anderson-PT-06-CTLFireability-14 2059924 m, 71559 m/sec, 6254895 t fired, .

Time elapsed: 30 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 34/449 13/32 Anderson-PT-06-CTLFireability-14 2412322 m, 70479 m/sec, 7581129 t fired, .

Time elapsed: 35 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 39/449 15/32 Anderson-PT-06-CTLFireability-14 2748933 m, 67322 m/sec, 8943897 t fired, .

Time elapsed: 40 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 44/449 16/32 Anderson-PT-06-CTLFireability-14 3083549 m, 66923 m/sec, 10339620 t fired, .

Time elapsed: 45 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 49/449 18/32 Anderson-PT-06-CTLFireability-14 3409596 m, 65209 m/sec, 11751359 t fired, .

Time elapsed: 50 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 54/449 19/32 Anderson-PT-06-CTLFireability-14 3723329 m, 62746 m/sec, 13175735 t fired, .

Time elapsed: 55 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 59/449 21/32 Anderson-PT-06-CTLFireability-14 4030235 m, 61381 m/sec, 14621486 t fired, .

Time elapsed: 60 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 64/449 22/32 Anderson-PT-06-CTLFireability-14 4330897 m, 60132 m/sec, 16082647 t fired, .

Time elapsed: 65 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 69/449 23/32 Anderson-PT-06-CTLFireability-14 4621285 m, 58077 m/sec, 17556926 t fired, .

Time elapsed: 70 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 74/449 25/32 Anderson-PT-06-CTLFireability-14 4903627 m, 56468 m/sec, 19046467 t fired, .

Time elapsed: 75 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 79/449 26/32 Anderson-PT-06-CTLFireability-14 5177092 m, 54693 m/sec, 20533205 t fired, .

Time elapsed: 80 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 84/449 27/32 Anderson-PT-06-CTLFireability-14 5441796 m, 52940 m/sec, 22002206 t fired, .

Time elapsed: 85 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 89/449 28/32 Anderson-PT-06-CTLFireability-14 5696220 m, 50884 m/sec, 23437130 t fired, .

Time elapsed: 90 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 94/449 30/32 Anderson-PT-06-CTLFireability-14 5945591 m, 49874 m/sec, 24866017 t fired, .

Time elapsed: 95 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 99/449 31/32 Anderson-PT-06-CTLFireability-14 6183799 m, 47641 m/sec, 26271728 t fired, .

Time elapsed: 100 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 104/449 32/32 Anderson-PT-06-CTLFireability-14 6417258 m, 46691 m/sec, 27689483 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 40 (type EXCL) for Anderson-PT-06-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 19 (type EXCL) for 18 Anderson-PT-06-CTLFireability-06
lola: time limit : 498 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for Anderson-PT-06-CTLFireability-06
lola: result : false
lola: markings : 36
lola: fired transitions : 39
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 Anderson-PT-06-CTLFireability-04
lola: time limit : 581 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for Anderson-PT-06-CTLFireability-04
lola: result : true
lola: markings : 31
lola: fired transitions : 31
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 Anderson-PT-06-CTLFireability-02
lola: time limit : 698 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for Anderson-PT-06-CTLFireability-02
lola: result : false
lola: markings : 30
lola: fired transitions : 60
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 Anderson-PT-06-CTLFireability-01
lola: time limit : 872 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for Anderson-PT-06-CTLFireability-01
lola: result : false
lola: markings : 736766
lola: fired transitions : 931366
lola: time used : 3.000000
lola: memory pages used : 4
lola: LAUNCH task # 25 (type EXCL) for 24 Anderson-PT-06-CTLFireability-08
lola: time limit : 1162 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for Anderson-PT-06-CTLFireability-08
lola: result : true
lola: markings : 150
lola: fired transitions : 208
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 Anderson-PT-06-CTLFireability-11
lola: time limit : 1743 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-01: CTL false CTL model checker
Anderson-PT-06-CTLFireability-02: CTL false CTL model checker
Anderson-PT-06-CTLFireability-04: CTL true CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-06: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-08: CTL true CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 2/1743 2/32 Anderson-PT-06-CTLFireability-11 332160 m, 66432 m/sec, 1331079 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-01: CTL false CTL model checker
Anderson-PT-06-CTLFireability-02: CTL false CTL model checker
Anderson-PT-06-CTLFireability-04: CTL true CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-06: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-08: CTL true CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 7/1743 4/32 Anderson-PT-06-CTLFireability-11 819511 m, 97470 m/sec, 3706083 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-01: CTL false CTL model checker
Anderson-PT-06-CTLFireability-02: CTL false CTL model checker
Anderson-PT-06-CTLFireability-04: CTL true CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-06: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-08: CTL true CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 12/1743 6/32 Anderson-PT-06-CTLFireability-11 1256873 m, 87472 m/sec, 6061993 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-01: CTL false CTL model checker
Anderson-PT-06-CTLFireability-02: CTL false CTL model checker
Anderson-PT-06-CTLFireability-04: CTL true CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-06: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-08: CTL true CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 17/1743 8/32 Anderson-PT-06-CTLFireability-11 1647006 m, 78026 m/sec, 8536160 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-01: CTL false CTL model checker
Anderson-PT-06-CTLFireability-02: CTL false CTL model checker
Anderson-PT-06-CTLFireability-04: CTL true CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-06: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-08: CTL true CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 22/1743 9/32 Anderson-PT-06-CTLFireability-11 1996137 m, 69826 m/sec, 11031261 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-01: CTL false CTL model checker
Anderson-PT-06-CTLFireability-02: CTL false CTL model checker
Anderson-PT-06-CTLFireability-04: CTL true CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-06: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-08: CTL true CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 27/1743 10/32 Anderson-PT-06-CTLFireability-11 2291235 m, 59019 m/sec, 13499624 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-01: CTL false CTL model checker
Anderson-PT-06-CTLFireability-02: CTL false CTL model checker
Anderson-PT-06-CTLFireability-04: CTL true CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-06: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-08: CTL true CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 32/1743 11/32 Anderson-PT-06-CTLFireability-11 2520102 m, 45773 m/sec, 15819596 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-01: CTL false CTL model checker
Anderson-PT-06-CTLFireability-02: CTL false CTL model checker
Anderson-PT-06-CTLFireability-04: CTL true CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-06: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-08: CTL true CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 37/1743 12/32 Anderson-PT-06-CTLFireability-11 2711774 m, 38334 m/sec, 18093065 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-01: CTL false CTL model checker
Anderson-PT-06-CTLFireability-02: CTL false CTL model checker
Anderson-PT-06-CTLFireability-04: CTL true CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-06: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-08: CTL true CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 42/1743 13/32 Anderson-PT-06-CTLFireability-11 2878325 m, 33310 m/sec, 20305757 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-01: CTL false CTL model checker
Anderson-PT-06-CTLFireability-02: CTL false CTL model checker
Anderson-PT-06-CTLFireability-04: CTL true CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-06: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-08: CTL true CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 47/1743 13/32 Anderson-PT-06-CTLFireability-11 3023982 m, 29131 m/sec, 22508437 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-01: CTL false CTL model checker
Anderson-PT-06-CTLFireability-02: CTL false CTL model checker
Anderson-PT-06-CTLFireability-04: CTL true CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-06: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-08: CTL true CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 52/1743 14/32 Anderson-PT-06-CTLFireability-11 3173836 m, 29970 m/sec, 24822095 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 31 (type EXCL) for Anderson-PT-06-CTLFireability-11
lola: result : false
lola: markings : 3288854
lola: fired transitions : 27022520
lola: time used : 56.000000
lola: memory pages used : 15
lola: LAUNCH task # 10 (type EXCL) for 9 Anderson-PT-06-CTLFireability-03
lola: time limit : 3431 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-01: CTL false CTL model checker
Anderson-PT-06-CTLFireability-02: CTL false CTL model checker
Anderson-PT-06-CTLFireability-04: CTL true CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-06: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-08: CTL true CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-11: CTL false CTL model checker
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Anderson-PT-06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 1/3431 2/32 Anderson-PT-06-CTLFireability-03 301912 m, 60382 m/sec, 331545 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 10 (type EXCL) for Anderson-PT-06-CTLFireability-03
lola: result : true
lola: markings : 690086
lola: fired transitions : 901104
lola: time used : 3.000000
lola: memory pages used : 3
lola: Portfolio finished: no open tasks 15

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-06-CTLFireability-00: CTL false CTL model checker
Anderson-PT-06-CTLFireability-01: CTL false CTL model checker
Anderson-PT-06-CTLFireability-02: CTL false CTL model checker
Anderson-PT-06-CTLFireability-03: CTL true CTL model checker
Anderson-PT-06-CTLFireability-04: CTL true CTL model checker
Anderson-PT-06-CTLFireability-05: CTL false CTL model checker
Anderson-PT-06-CTLFireability-06: CTL false CTL model checker
Anderson-PT-06-CTLFireability-07: CTL false CTL model checker
Anderson-PT-06-CTLFireability-08: CTL true CTL model checker
Anderson-PT-06-CTLFireability-09: AG false findpath
Anderson-PT-06-CTLFireability-11: CTL false CTL model checker
Anderson-PT-06-CTLFireability-12: CTL true CTL model checker
Anderson-PT-06-CTLFireability-13: CTL true CTL model checker
Anderson-PT-06-CTLFireability-14: CTL unknown AGGR
Anderson-PT-06-CTLFireability-15: DISJ true state space /EXEF


Time elapsed: 172 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Anderson-PT-06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Anderson-PT-06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r519-tall-167987244700018"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Anderson-PT-06.tgz
mv Anderson-PT-06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;