fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r518-tall-167987244500354
Last Updated
May 14, 2023

About the Execution of LoLA for Murphy-PT-D3N050

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
7686.479 140470.00 131206.00 397.40 ?F?F????T?T?FTFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r518-tall-167987244500354.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is Murphy-PT-D3N050, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r518-tall-167987244500354
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 440K
-rw-r--r-- 1 mcc users 6.0K Mar 23 15:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 63K Mar 23 15:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K Mar 23 15:21 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K Mar 23 15:21 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.0K Mar 23 07:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 34K Mar 23 07:07 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Mar 23 07:07 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 23 07:07 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Mar 26 22:42 NewModel
-rw-r--r-- 1 mcc users 12K Mar 23 15:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 120K Mar 23 15:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Mar 23 15:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 51K Mar 23 15:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Mar 23 07:07 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.5K Mar 23 07:07 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 26 22:42 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 26 22:42 instance
-rw-r--r-- 1 mcc users 6 Mar 26 22:42 iscolored
-rw-r--r-- 1 mcc users 18K Mar 26 22:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-00
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-01
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-02
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-03
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-04
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-05
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-06
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-07
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-08
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-09
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-10
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-11
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-12
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-13
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-14
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679955051888

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Murphy-PT-D3N050
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT Murphy-PT-D3N050
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA Murphy-PT-D3N050-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Murphy-PT-D3N050-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Murphy-PT-D3N050-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Murphy-PT-D3N050-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Murphy-PT-D3N050-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Murphy-PT-D3N050-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Murphy-PT-D3N050-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Murphy-PT-D3N050-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679955192358

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: LAUNCH task # 64 (type EXCL) for 39 Murphy-PT-D3N050-CTLFireability-13
lola: time limit : 70 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 64 (type EXCL) for Murphy-PT-D3N050-CTLFireability-13
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 92 (type EXCL) for 69 Murphy-PT-D3N050-CTLFireability-15
lola: time limit : 80 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 92 (type EXCL) for Murphy-PT-D3N050-CTLFireability-15
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 88 (type EXCL) for 69 Murphy-PT-D3N050-CTLFireability-15
lola: time limit : 85 sec
lola: memory limit: 32 pages
lola: FINISHED task # 88 (type EXCL) for Murphy-PT-D3N050-CTLFireability-15
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 1 (type EXCL) for 0 Murphy-PT-D3N050-CTLFireability-00
lola: time limit : 120 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: planning for (null) stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 97 (type FNDP) for 39 Murphy-PT-D3N050-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 98 (type EQUN) for 39 Murphy-PT-D3N050-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 100 (type SRCH) for 39 Murphy-PT-D3N050-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: planning for (null) stopped (result already fixed).
lola: FINISHED task # 100 (type SRCH) for Murphy-PT-D3N050-CTLFireability-13
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: planning for (null) stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 97 (type FNDP) for Murphy-PT-D3N050-CTLFireability-13
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: Created skeleton in 0.000000 secs.
lola: CANCELED task # 98 (type EQUN) for Murphy-PT-D3N050-CTLFireability-13 (obsolete)
lola: FINISHED task # 98 (type EQUN) for Murphy-PT-D3N050-CTLFireability-13
lola: result : unknown
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-13: DISJ 0 3 0 0 12 0 0 2
Murphy-PT-D3N050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/211 9/32 Murphy-PT-D3N050-CTLFireability-00 2068143 m, 413628 m/sec, 5797457 t fired, .

Time elapsed: 5 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-13: DISJ 0 3 0 0 12 0 0 2
Murphy-PT-D3N050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/211 16/32 Murphy-PT-D3N050-CTLFireability-00 3663484 m, 319068 m/sec, 11091634 t fired, .

Time elapsed: 10 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-13: DISJ 0 3 0 0 12 0 0 2
Murphy-PT-D3N050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/211 23/32 Murphy-PT-D3N050-CTLFireability-00 5373115 m, 341926 m/sec, 16473688 t fired, .

Time elapsed: 15 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-13: DISJ 0 3 0 0 12 0 0 2
Murphy-PT-D3N050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/211 32/32 Murphy-PT-D3N050-CTLFireability-00 7490330 m, 423443 m/sec, 22117859 t fired, .

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for Murphy-PT-D3N050-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-13: DISJ 0 3 0 0 12 0 0 2
Murphy-PT-D3N050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 67 (type EXCL) for 66 Murphy-PT-D3N050-CTLFireability-14
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: FINISHED task # 67 (type EXCL) for Murphy-PT-D3N050-CTLFireability-14
lola: result : false
lola: markings : 12
lola: fired transitions : 28
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 39 Murphy-PT-D3N050-CTLFireability-13
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for Murphy-PT-D3N050-CTLFireability-13
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 Murphy-PT-D3N050-CTLFireability-12
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for Murphy-PT-D3N050-CTLFireability-12
lola: result : false
lola: markings : 108
lola: fired transitions : 109
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 Murphy-PT-D3N050-CTLFireability-10
lola: time limit : 325 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for Murphy-PT-D3N050-CTLFireability-10
lola: result : true
lola: markings : 58579
lola: fired transitions : 113692
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 Murphy-PT-D3N050-CTLFireability-09
lola: time limit : 357 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 4/357 11/32 Murphy-PT-D3N050-CTLFireability-09 2553509 m, 510701 m/sec, 7422380 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 9/357 22/32 Murphy-PT-D3N050-CTLFireability-09 5152321 m, 519762 m/sec, 14561960 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for Murphy-PT-D3N050-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 Murphy-PT-D3N050-CTLFireability-08
lola: time limit : 395 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for Murphy-PT-D3N050-CTLFireability-08
lola: result : true
lola: markings : 156
lola: fired transitions : 157
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 Murphy-PT-D3N050-CTLFireability-06
lola: time limit : 445 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/445 7/32 Murphy-PT-D3N050-CTLFireability-06 1603282 m, 320656 m/sec, 5827768 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 11/445 14/32 Murphy-PT-D3N050-CTLFireability-06 3107301 m, 300803 m/sec, 11125306 t fired, .

Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 16/445 20/32 Murphy-PT-D3N050-CTLFireability-06 4725421 m, 323624 m/sec, 16379007 t fired, .

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 21/445 28/32 Murphy-PT-D3N050-CTLFireability-06 6582804 m, 371476 m/sec, 21859444 t fired, .

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for Murphy-PT-D3N050-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 Murphy-PT-D3N050-CTLFireability-04
lola: time limit : 504 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/504 13/32 Murphy-PT-D3N050-CTLFireability-04 2937787 m, 587557 m/sec, 8653550 t fired, .

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/504 24/32 Murphy-PT-D3N050-CTLFireability-04 5591404 m, 530723 m/sec, 16452107 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for Murphy-PT-D3N050-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 Murphy-PT-D3N050-CTLFireability-03
lola: time limit : 586 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for Murphy-PT-D3N050-CTLFireability-03
lola: result : false
lola: markings : 161
lola: fired transitions : 162
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 Murphy-PT-D3N050-CTLFireability-01
lola: time limit : 703 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for Murphy-PT-D3N050-CTLFireability-01
lola: result : false
lola: markings : 1550
lola: fired transitions : 2194
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 Murphy-PT-D3N050-CTLFireability-02
lola: time limit : 879 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-01: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/879 16/32 Murphy-PT-D3N050-CTLFireability-02 3725556 m, 745111 m/sec, 7022595 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for Murphy-PT-D3N050-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-01: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 Murphy-PT-D3N050-CTLFireability-05
lola: time limit : 1169 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-01: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/1169 9/32 Murphy-PT-D3N050-CTLFireability-05 2114798 m, 422959 m/sec, 9128896 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-01: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/1169 18/32 Murphy-PT-D3N050-CTLFireability-05 4069028 m, 390846 m/sec, 17867085 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-01: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/1169 26/32 Murphy-PT-D3N050-CTLFireability-05 5984358 m, 383066 m/sec, 26347011 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for Murphy-PT-D3N050-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-01: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 34 (type EXCL) for 33 Murphy-PT-D3N050-CTLFireability-11
lola: time limit : 1744 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-01: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/1744 9/32 Murphy-PT-D3N050-CTLFireability-11 2109725 m, 421945 m/sec, 8962181 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-01: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/1744 18/32 Murphy-PT-D3N050-CTLFireability-11 4048798 m, 387814 m/sec, 17273663 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-01: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/1744 26/32 Murphy-PT-D3N050-CTLFireability-11 6046061 m, 399452 m/sec, 25553029 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for Murphy-PT-D3N050-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-01: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 Murphy-PT-D3N050-CTLFireability-07
lola: time limit : 3469 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-01: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/3469 18/32 Murphy-PT-D3N050-CTLFireability-07 4106460 m, 821292 m/sec, 7895351 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for Murphy-PT-D3N050-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-01: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-00: CTL unknown AGGR
Murphy-PT-D3N050-CTLFireability-01: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-02: CTL unknown AGGR
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-04: CTL unknown AGGR
Murphy-PT-D3N050-CTLFireability-05: CTL unknown AGGR
Murphy-PT-D3N050-CTLFireability-06: CTL unknown AGGR
Murphy-PT-D3N050-CTLFireability-07: CTL unknown AGGR
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-09: CTL unknown AGGR
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-11: CTL unknown AGGR
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker


Time elapsed: 141 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Murphy-PT-D3N050"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is Murphy-PT-D3N050, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r518-tall-167987244500354"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Murphy-PT-D3N050.tgz
mv Murphy-PT-D3N050 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;