About the Execution of LoLA for EisenbergMcGuire-PT-08
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16218.443 | 1758228.00 | 4832854.00 | 14342.00 | ?????F?FF??????T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r518-tall-167987244300258.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is EisenbergMcGuire-PT-08, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r518-tall-167987244300258
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.0M
-rw-r--r-- 1 mcc users 8.1K Mar 23 15:23 CTLCardinality.txt
-rw-r--r-- 1 mcc users 84K Mar 23 15:23 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11K Mar 23 15:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 83K Mar 23 15:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.9K Mar 23 07:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Mar 23 07:07 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Mar 23 07:07 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 23 07:07 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Mar 26 22:42 NewModel
-rw-r--r-- 1 mcc users 9.0K Mar 23 15:24 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 84K Mar 23 15:24 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.3K Mar 23 15:24 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 58K Mar 23 15:24 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 23 07:07 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Mar 23 07:07 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 26 22:42 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 26 22:42 instance
-rw-r--r-- 1 mcc users 6 Mar 26 22:42 iscolored
-rw-r--r-- 1 mcc users 1.6M Mar 26 22:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME EisenbergMcGuire-PT-08-CTLFireability-00
FORMULA_NAME EisenbergMcGuire-PT-08-CTLFireability-01
FORMULA_NAME EisenbergMcGuire-PT-08-CTLFireability-02
FORMULA_NAME EisenbergMcGuire-PT-08-CTLFireability-03
FORMULA_NAME EisenbergMcGuire-PT-08-CTLFireability-04
FORMULA_NAME EisenbergMcGuire-PT-08-CTLFireability-05
FORMULA_NAME EisenbergMcGuire-PT-08-CTLFireability-06
FORMULA_NAME EisenbergMcGuire-PT-08-CTLFireability-07
FORMULA_NAME EisenbergMcGuire-PT-08-CTLFireability-08
FORMULA_NAME EisenbergMcGuire-PT-08-CTLFireability-09
FORMULA_NAME EisenbergMcGuire-PT-08-CTLFireability-10
FORMULA_NAME EisenbergMcGuire-PT-08-CTLFireability-11
FORMULA_NAME EisenbergMcGuire-PT-08-CTLFireability-12
FORMULA_NAME EisenbergMcGuire-PT-08-CTLFireability-13
FORMULA_NAME EisenbergMcGuire-PT-08-CTLFireability-14
FORMULA_NAME EisenbergMcGuire-PT-08-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679927250628
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=EisenbergMcGuire-PT-08
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT EisenbergMcGuire-PT-08
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA EisenbergMcGuire-PT-08-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA EisenbergMcGuire-PT-08-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA EisenbergMcGuire-PT-08-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA EisenbergMcGuire-PT-08-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679929008856
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 25 (type EXCL) for 24 EisenbergMcGuire-PT-08-CTLFireability-08
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 25 (type EXCL) for EisenbergMcGuire-PT-08-CTLFireability-08
lola: result : false
lola: markings : 75
lola: fired transitions : 82
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 EisenbergMcGuire-PT-08-CTLFireability-11
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:767
lola: rewrite Frontend/Parser/formula_rewrite.k:779
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:793
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 54 (type FNDP) for 27 EisenbergMcGuire-PT-08-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type EQUN) for 27 EisenbergMcGuire-PT-08-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type SRCH) for 27 EisenbergMcGuire-PT-08-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 61 (type SRCH) for EisenbergMcGuire-PT-08-CTLFireability-09
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type FNDP) for 43 EisenbergMcGuire-PT-08-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 0/224 1/32 EisenbergMcGuire-PT-08-CTLFireability-11 118313 m, 23662 m/sec, 228409 t fired, .
54 EF FNDP 0/1796 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 3068 t fired, 1 attempts, .
55 EF FNDP 0/1796 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 1947 t fired, 1 attempts, .
57 EF STEQ 0/3593 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 7 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
sara: try reading problem file /home/mcc/execution/CTLFireability-57.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 5/224 7/32 EisenbergMcGuire-PT-08-CTLFireability-11 862579 m, 148853 m/sec, 1827441 t fired, .
54 EF FNDP 5/1796 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 283397 t fired, 1 attempts, .
55 EF FNDP 5/1796 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 289356 t fired, 1 attempts, .
57 EF STEQ 6/3593 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 13 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 11/224 12/32 EisenbergMcGuire-PT-08-CTLFireability-11 1602201 m, 147924 m/sec, 3497314 t fired, .
54 EF FNDP 11/1790 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 568395 t fired, 1 attempts, .
55 EF FNDP 11/1790 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 572994 t fired, 1 attempts, .
57 EF STEQ 11/3587 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 18 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 16/224 17/32 EisenbergMcGuire-PT-08-CTLFireability-11 2323935 m, 144346 m/sec, 5161509 t fired, .
54 EF FNDP 16/1785 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 849219 t fired, 1 attempts, .
55 EF FNDP 16/1785 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 853819 t fired, 1 attempts, .
57 EF STEQ 16/3582 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 23 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 21/224 22/32 EisenbergMcGuire-PT-08-CTLFireability-11 3023706 m, 139954 m/sec, 6822223 t fired, .
54 EF FNDP 21/1780 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 1125384 t fired, 2 attempts, .
55 EF FNDP 21/1780 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 1131348 t fired, 2 attempts, .
57 EF STEQ 21/3577 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 28 secs. Pages in use: 22
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 26/224 27/32 EisenbergMcGuire-PT-08-CTLFireability-11 3708004 m, 136859 m/sec, 8443985 t fired, .
54 EF FNDP 26/1775 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 1365080 t fired, 2 attempts, .
55 EF FNDP 26/1775 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 1407546 t fired, 2 attempts, .
57 EF STEQ 26/3572 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 33 secs. Pages in use: 27
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 31/224 30/32 EisenbergMcGuire-PT-08-CTLFireability-11 4044217 m, 67242 m/sec, 9240864 t fired, .
54 EF FNDP 31/1770 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 1500426 t fired, 2 attempts, .
55 EF FNDP 31/1770 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 1682814 t fired, 2 attempts, .
57 EF STEQ 31/3567 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 38 secs. Pages in use: 30
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 36/224 32/32 EisenbergMcGuire-PT-08-CTLFireability-11 4381014 m, 67359 m/sec, 10042898 t fired, .
54 EF FNDP 36/1765 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 1773110 t fired, 2 attempts, .
55 EF FNDP 36/1765 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 1943524 t fired, 2 attempts, .
57 EF STEQ 36/3562 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 43 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 38 (type EXCL) for EisenbergMcGuire-PT-08-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 41/1760 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 2041728 t fired, 3 attempts, .
55 EF FNDP 41/1760 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 2201565 t fired, 3 attempts, .
57 EF STEQ 41/3557 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 48 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 53 (type EXCL) for 6 EisenbergMcGuire-PT-08-CTLFireability-02
lola: time limit : 236 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 5/236 1/32 EisenbergMcGuire-PT-08-CTLFireability-02 144244 m, 28848 m/sec, 276007 t fired, .
54 EF FNDP 46/1755 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 2213582 t fired, 3 attempts, .
55 EF FNDP 46/1755 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 2430800 t fired, 3 attempts, .
57 EF STEQ 46/3552 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 53 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 10/236 3/32 EisenbergMcGuire-PT-08-CTLFireability-02 317484 m, 34648 m/sec, 615844 t fired, .
54 EF FNDP 51/1750 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 2342706 t fired, 3 attempts, .
55 EF FNDP 51/1750 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 2682499 t fired, 3 attempts, .
57 EF STEQ 51/3547 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 58 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 15/236 3/32 EisenbergMcGuire-PT-08-CTLFireability-02 411613 m, 18825 m/sec, 806657 t fired, .
54 EF FNDP 56/1745 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 2580217 t fired, 3 attempts, .
55 EF FNDP 56/1745 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 2936856 t fired, 3 attempts, .
57 EF STEQ 56/3542 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 63 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 20/236 4/32 EisenbergMcGuire-PT-08-CTLFireability-02 494675 m, 16612 m/sec, 974646 t fired, .
54 EF FNDP 61/1740 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 2832335 t fired, 3 attempts, .
55 EF FNDP 61/1740 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 3187316 t fired, 4 attempts, .
57 EF STEQ 61/3537 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 68 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 25/236 4/32 EisenbergMcGuire-PT-08-CTLFireability-02 577130 m, 16491 m/sec, 1142666 t fired, .
54 EF FNDP 66/1735 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 2970662 t fired, 3 attempts, .
55 EF FNDP 66/1735 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 3435507 t fired, 4 attempts, .
57 EF STEQ 66/3532 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 73 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 30/236 5/32 EisenbergMcGuire-PT-08-CTLFireability-02 659847 m, 16543 m/sec, 1312397 t fired, .
54 EF FNDP 71/1730 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 3093955 t fired, 4 attempts, .
55 EF FNDP 71/1730 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 3680169 t fired, 4 attempts, .
57 EF STEQ 71/3527 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 78 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 35/236 5/32 EisenbergMcGuire-PT-08-CTLFireability-02 743560 m, 16742 m/sec, 1482707 t fired, .
54 EF FNDP 76/1725 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 3216838 t fired, 4 attempts, .
55 EF FNDP 76/1725 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 3919104 t fired, 4 attempts, .
57 EF STEQ 76/3522 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 83 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 40/236 6/32 EisenbergMcGuire-PT-08-CTLFireability-02 828936 m, 17075 m/sec, 1653887 t fired, .
54 EF FNDP 81/1720 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 3339103 t fired, 4 attempts, .
55 EF FNDP 81/1720 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 4157005 t fired, 5 attempts, .
57 EF STEQ 81/3517 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 88 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 45/236 6/32 EisenbergMcGuire-PT-08-CTLFireability-02 913746 m, 16962 m/sec, 1825116 t fired, .
54 EF FNDP 86/1715 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 3460343 t fired, 4 attempts, .
55 EF FNDP 86/1715 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 4394276 t fired, 5 attempts, .
57 EF STEQ 86/3512 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 93 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 50/236 7/32 EisenbergMcGuire-PT-08-CTLFireability-02 996129 m, 16476 m/sec, 1998336 t fired, .
54 EF FNDP 91/1710 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 3580895 t fired, 4 attempts, .
55 EF FNDP 91/1710 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 4628543 t fired, 5 attempts, .
57 EF STEQ 91/3507 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 98 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 55/236 8/32 EisenbergMcGuire-PT-08-CTLFireability-02 1080564 m, 16887 m/sec, 2169909 t fired, .
54 EF FNDP 96/1705 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 3701062 t fired, 4 attempts, .
55 EF FNDP 96/1705 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 4864234 t fired, 5 attempts, .
57 EF STEQ 96/3502 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 103 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 60/236 8/32 EisenbergMcGuire-PT-08-CTLFireability-02 1163174 m, 16522 m/sec, 2343130 t fired, .
54 EF FNDP 101/1700 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 3820760 t fired, 4 attempts, .
55 EF FNDP 101/1700 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 5096945 t fired, 6 attempts, .
57 EF STEQ 101/3497 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 108 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 65/236 9/32 EisenbergMcGuire-PT-08-CTLFireability-02 1247319 m, 16829 m/sec, 2515102 t fired, .
54 EF FNDP 106/1695 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 3939704 t fired, 4 attempts, .
55 EF FNDP 106/1695 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 5328663 t fired, 6 attempts, .
57 EF STEQ 106/3492 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 113 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
sara: warning, failure of lp_solve (at job 7351)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 70/236 9/32 EisenbergMcGuire-PT-08-CTLFireability-02 1329712 m, 16478 m/sec, 2686386 t fired, .
54 EF FNDP 111/1690 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 4176773 t fired, 5 attempts, .
55 EF FNDP 111/1690 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 5556531 t fired, 6 attempts, .
57 EF STEQ 111/3487 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 118 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 75/236 10/32 EisenbergMcGuire-PT-08-CTLFireability-02 1412210 m, 16499 m/sec, 2859273 t fired, .
54 EF FNDP 116/1685 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 4414068 t fired, 5 attempts, .
55 EF FNDP 116/1685 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 5784214 t fired, 6 attempts, .
57 EF STEQ 116/3482 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 123 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 80/236 10/32 EisenbergMcGuire-PT-08-CTLFireability-02 1495347 m, 16627 m/sec, 3033273 t fired, .
54 EF FNDP 121/1680 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 4649202 t fired, 5 attempts, .
55 EF FNDP 121/1680 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 6013844 t fired, 7 attempts, .
57 EF STEQ 121/3477 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 128 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 85/236 11/32 EisenbergMcGuire-PT-08-CTLFireability-02 1586541 m, 18238 m/sec, 3216035 t fired, .
54 EF FNDP 126/1675 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 4874049 t fired, 5 attempts, .
55 EF FNDP 126/1675 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 6241453 t fired, 7 attempts, .
57 EF STEQ 126/3472 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 133 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 90/236 12/32 EisenbergMcGuire-PT-08-CTLFireability-02 1753744 m, 33440 m/sec, 3562504 t fired, .
54 EF FNDP 131/1670 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 4985396 t fired, 5 attempts, .
55 EF FNDP 131/1670 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 6472652 t fired, 7 attempts, .
57 EF STEQ 131/3467 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 138 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 95/236 13/32 EisenbergMcGuire-PT-08-CTLFireability-02 1919728 m, 33196 m/sec, 3906544 t fired, .
54 EF FNDP 136/1665 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 5098062 t fired, 6 attempts, .
55 EF FNDP 136/1665 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 6702699 t fired, 7 attempts, .
57 EF STEQ 136/3462 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 143 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 100/236 14/32 EisenbergMcGuire-PT-08-CTLFireability-02 2085871 m, 33228 m/sec, 4261549 t fired, .
54 EF FNDP 141/1660 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 5212710 t fired, 6 attempts, .
55 EF FNDP 141/1660 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 6930411 t fired, 7 attempts, .
57 EF STEQ 141/3457 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 148 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 105/236 15/32 EisenbergMcGuire-PT-08-CTLFireability-02 2254265 m, 33678 m/sec, 4614345 t fired, .
54 EF FNDP 146/1655 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 5327579 t fired, 6 attempts, .
55 EF FNDP 146/1655 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 7156318 t fired, 8 attempts, .
57 EF STEQ 146/3452 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 153 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 110/236 16/32 EisenbergMcGuire-PT-08-CTLFireability-02 2423139 m, 33774 m/sec, 4963995 t fired, .
54 EF FNDP 151/1650 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 5441783 t fired, 6 attempts, .
55 EF FNDP 151/1650 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 7380246 t fired, 8 attempts, .
57 EF STEQ 151/3447 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 158 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 115/236 17/32 EisenbergMcGuire-PT-08-CTLFireability-02 2511493 m, 17670 m/sec, 5145536 t fired, .
54 EF FNDP 156/1645 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 5555748 t fired, 6 attempts, .
55 EF FNDP 156/1645 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 7603051 t fired, 8 attempts, .
57 EF STEQ 156/3442 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 163 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 120/236 17/32 EisenbergMcGuire-PT-08-CTLFireability-02 2645214 m, 26744 m/sec, 5422059 t fired, .
54 EF FNDP 161/1640 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 5732788 t fired, 6 attempts, .
55 EF FNDP 161/1640 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 7829103 t fired, 8 attempts, .
57 EF STEQ 161/3437 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 168 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 125/236 18/32 EisenbergMcGuire-PT-08-CTLFireability-02 2815436 m, 34044 m/sec, 5769809 t fired, .
54 EF FNDP 166/1635 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 5846468 t fired, 6 attempts, .
55 EF FNDP 166/1635 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 8055497 t fired, 9 attempts, .
57 EF STEQ 166/3432 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 173 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 130/236 20/32 EisenbergMcGuire-PT-08-CTLFireability-02 2984964 m, 33905 m/sec, 6116460 t fired, .
54 EF FNDP 171/1630 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 5960326 t fired, 6 attempts, .
55 EF FNDP 171/1630 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 8280611 t fired, 9 attempts, .
57 EF STEQ 171/3427 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 178 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 135/236 21/32 EisenbergMcGuire-PT-08-CTLFireability-02 3153594 m, 33726 m/sec, 6467681 t fired, .
54 EF FNDP 176/1625 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 6073812 t fired, 7 attempts, .
55 EF FNDP 176/1625 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 8447778 t fired, 9 attempts, .
57 EF STEQ 176/3422 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 183 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 140/236 22/32 EisenbergMcGuire-PT-08-CTLFireability-02 3323564 m, 33994 m/sec, 6817235 t fired, .
54 EF FNDP 181/1620 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 6189199 t fired, 7 attempts, .
55 EF FNDP 181/1620 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 8562082 t fired, 9 attempts, .
57 EF STEQ 181/3417 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 188 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 145/236 23/32 EisenbergMcGuire-PT-08-CTLFireability-02 3492008 m, 33688 m/sec, 7165588 t fired, .
54 EF FNDP 186/1615 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 6304127 t fired, 7 attempts, .
55 EF FNDP 186/1615 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 8676207 t fired, 9 attempts, .
57 EF STEQ 186/3412 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 193 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 150/236 24/32 EisenbergMcGuire-PT-08-CTLFireability-02 3657805 m, 33159 m/sec, 7520706 t fired, .
54 EF FNDP 191/1610 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 6419078 t fired, 7 attempts, .
55 EF FNDP 191/1610 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 8790363 t fired, 9 attempts, .
57 EF STEQ 191/3407 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 198 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 155/236 25/32 EisenbergMcGuire-PT-08-CTLFireability-02 3826024 m, 33643 m/sec, 7873071 t fired, .
54 EF FNDP 196/1605 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 6534087 t fired, 7 attempts, .
55 EF FNDP 196/1605 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 8904205 t fired, 9 attempts, .
57 EF STEQ 196/3402 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 203 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 160/236 26/32 EisenbergMcGuire-PT-08-CTLFireability-02 3993474 m, 33490 m/sec, 8224676 t fired, .
54 EF FNDP 201/1600 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 6648652 t fired, 7 attempts, .
55 EF FNDP 201/1600 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 9018696 t fired, 10 attempts, .
57 EF STEQ 201/3397 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 208 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 165/236 27/32 EisenbergMcGuire-PT-08-CTLFireability-02 4139083 m, 29121 m/sec, 8531944 t fired, .
54 EF FNDP 206/1595 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 6793348 t fired, 7 attempts, .
55 EF FNDP 206/1595 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 9133225 t fired, 10 attempts, .
57 EF STEQ 206/3392 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 213 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 170/236 27/32 EisenbergMcGuire-PT-08-CTLFireability-02 4222468 m, 16677 m/sec, 8705970 t fired, .
54 EF FNDP 211/1590 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 7021993 t fired, 8 attempts, .
55 EF FNDP 211/1590 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 9245161 t fired, 10 attempts, .
57 EF STEQ 211/3387 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 218 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 175/236 28/32 EisenbergMcGuire-PT-08-CTLFireability-02 4371556 m, 29817 m/sec, 9017218 t fired, .
54 EF FNDP 216/1585 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 7153226 t fired, 8 attempts, .
55 EF FNDP 216/1585 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 9376600 t fired, 10 attempts, .
57 EF STEQ 216/3382 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 223 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 180/236 29/32 EisenbergMcGuire-PT-08-CTLFireability-02 4539405 m, 33569 m/sec, 9368186 t fired, .
54 EF FNDP 221/1580 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 7266822 t fired, 8 attempts, .
55 EF FNDP 221/1580 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 9490201 t fired, 10 attempts, .
57 EF STEQ 221/3377 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 228 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 185/236 30/32 EisenbergMcGuire-PT-08-CTLFireability-02 4708731 m, 33865 m/sec, 9717706 t fired, .
54 EF FNDP 226/1575 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 7380258 t fired, 8 attempts, .
55 EF FNDP 226/1575 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 9603939 t fired, 10 attempts, .
57 EF STEQ 226/3372 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 233 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 190/236 31/32 EisenbergMcGuire-PT-08-CTLFireability-02 4874964 m, 33246 m/sec, 10073340 t fired, .
54 EF FNDP 231/1570 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 7494827 t fired, 8 attempts, .
55 EF FNDP 231/1570 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 9717079 t fired, 10 attempts, .
57 EF STEQ 231/3367 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 238 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 EXEF EXCL 195/236 32/32 EisenbergMcGuire-PT-08-CTLFireability-02 4988304 m, 22668 m/sec, 10311713 t fired, .
54 EF FNDP 236/1565 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 7607098 t fired, 8 attempts, .
55 EF FNDP 236/1565 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 9902925 t fired, 10 attempts, .
57 EF STEQ 236/3362 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 243 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 53 (type EXCL) for EisenbergMcGuire-PT-08-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 241/1560 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 7795323 t fired, 8 attempts, .
55 EF FNDP 241/1560 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 10067814 t fired, 11 attempts, .
57 EF STEQ 241/3357 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 248 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 49 EisenbergMcGuire-PT-08-CTLFireability-15
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for EisenbergMcGuire-PT-08-CTLFireability-15
lola: result : true
lola: markings : 91
lola: fired transitions : 98
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 EisenbergMcGuire-PT-08-CTLFireability-14
lola: time limit : 257 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 5/257 3/32 EisenbergMcGuire-PT-08-CTLFireability-14 338644 m, 67728 m/sec, 781712 t fired, .
54 EF FNDP 246/1555 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 7908201 t fired, 8 attempts, .
55 EF FNDP 246/1555 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 10195724 t fired, 11 attempts, .
57 EF STEQ 246/3352 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 253 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 10/257 5/32 EisenbergMcGuire-PT-08-CTLFireability-14 640808 m, 60432 m/sec, 1801880 t fired, .
54 EF FNDP 251/1550 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 8021392 t fired, 9 attempts, .
55 EF FNDP 251/1550 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 10308943 t fired, 11 attempts, .
57 EF STEQ 251/3347 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 258 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 15/257 6/32 EisenbergMcGuire-PT-08-CTLFireability-14 803038 m, 32446 m/sec, 2257249 t fired, .
54 EF FNDP 256/1545 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 8133167 t fired, 9 attempts, .
55 EF FNDP 256/1545 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 10531783 t fired, 11 attempts, .
57 EF STEQ 256/3342 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 263 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 20/257 7/32 EisenbergMcGuire-PT-08-CTLFireability-14 951422 m, 29676 m/sec, 2754172 t fired, .
54 EF FNDP 261/1540 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 8245085 t fired, 9 attempts, .
55 EF FNDP 261/1540 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 10758033 t fired, 11 attempts, .
57 EF STEQ 261/3337 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 268 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 25/257 8/32 EisenbergMcGuire-PT-08-CTLFireability-14 1079183 m, 25552 m/sec, 3337530 t fired, .
54 EF FNDP 266/1535 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 8357155 t fired, 9 attempts, .
55 EF FNDP 266/1535 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 10983939 t fired, 11 attempts, .
57 EF STEQ 266/3332 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 273 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 30/257 10/32 EisenbergMcGuire-PT-08-CTLFireability-14 1294597 m, 43082 m/sec, 4236411 t fired, .
54 EF FNDP 271/1530 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 8469362 t fired, 9 attempts, .
55 EF FNDP 271/1530 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 11139569 t fired, 12 attempts, .
57 EF STEQ 271/3327 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 278 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 35/257 12/32 EisenbergMcGuire-PT-08-CTLFireability-14 1576989 m, 56478 m/sec, 5298347 t fired, .
54 EF FNDP 276/1525 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 8582116 t fired, 9 attempts, .
55 EF FNDP 276/1525 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 11251948 t fired, 12 attempts, .
57 EF STEQ 276/3322 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 283 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 40/257 14/32 EisenbergMcGuire-PT-08-CTLFireability-14 1853852 m, 55372 m/sec, 6359095 t fired, .
54 EF FNDP 281/1520 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 8695033 t fired, 9 attempts, .
55 EF FNDP 281/1520 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 11363967 t fired, 12 attempts, .
57 EF STEQ 281/3317 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 288 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 45/257 16/32 EisenbergMcGuire-PT-08-CTLFireability-14 2116883 m, 52606 m/sec, 7483375 t fired, .
54 EF FNDP 286/1515 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 8807820 t fired, 9 attempts, .
55 EF FNDP 286/1515 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 11474785 t fired, 12 attempts, .
57 EF STEQ 286/3312 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 293 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 50/257 17/32 EisenbergMcGuire-PT-08-CTLFireability-14 2359154 m, 48454 m/sec, 8630406 t fired, .
54 EF FNDP 291/1510 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 8919019 t fired, 9 attempts, .
55 EF FNDP 291/1510 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 11586159 t fired, 12 attempts, .
57 EF STEQ 291/3307 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 298 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 55/257 19/32 EisenbergMcGuire-PT-08-CTLFireability-14 2615277 m, 51224 m/sec, 9738088 t fired, .
54 EF FNDP 296/1505 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 9030573 t fired, 10 attempts, .
55 EF FNDP 296/1505 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 11697633 t fired, 12 attempts, .
57 EF STEQ 296/3302 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 303 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 60/257 21/32 EisenbergMcGuire-PT-08-CTLFireability-14 2858747 m, 48694 m/sec, 10852784 t fired, .
54 EF FNDP 301/1500 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 9245444 t fired, 10 attempts, .
55 EF FNDP 301/1500 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 11912539 t fired, 12 attempts, .
57 EF STEQ 301/3297 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 308 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 65/257 23/32 EisenbergMcGuire-PT-08-CTLFireability-14 3102901 m, 48830 m/sec, 11977863 t fired, .
54 EF FNDP 306/1495 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 9466143 t fired, 10 attempts, .
55 EF FNDP 306/1495 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 12133067 t fired, 13 attempts, .
57 EF STEQ 306/3292 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 313 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 70/257 25/32 EisenbergMcGuire-PT-08-CTLFireability-14 3357743 m, 50968 m/sec, 13055963 t fired, .
54 EF FNDP 311/1490 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 9687000 t fired, 10 attempts, .
55 EF FNDP 311/1490 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 12353938 t fired, 13 attempts, .
57 EF STEQ 311/3287 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 318 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 75/257 26/32 EisenbergMcGuire-PT-08-CTLFireability-14 3609710 m, 50393 m/sec, 14122445 t fired, .
54 EF FNDP 316/1485 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 9908553 t fired, 10 attempts, .
55 EF FNDP 316/1485 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 12575683 t fired, 13 attempts, .
57 EF STEQ 316/3282 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 323 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 80/257 28/32 EisenbergMcGuire-PT-08-CTLFireability-14 3855132 m, 49084 m/sec, 15233712 t fired, .
54 EF FNDP 321/1480 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 10129228 t fired, 11 attempts, .
55 EF FNDP 321/1480 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 12795768 t fired, 13 attempts, .
57 EF STEQ 321/3277 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 328 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 85/257 30/32 EisenbergMcGuire-PT-08-CTLFireability-14 4099313 m, 48836 m/sec, 16313332 t fired, .
54 EF FNDP 326/1475 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 10349857 t fired, 11 attempts, .
55 EF FNDP 326/1475 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 13016046 t fired, 14 attempts, .
57 EF STEQ 326/3272 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 333 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 90/257 32/32 EisenbergMcGuire-PT-08-CTLFireability-14 4351333 m, 50404 m/sec, 17370839 t fired, .
54 EF FNDP 331/1470 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 10569932 t fired, 11 attempts, .
55 EF FNDP 331/1470 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 13236483 t fired, 14 attempts, .
57 EF STEQ 331/3267 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 338 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 47 (type EXCL) for EisenbergMcGuire-PT-08-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 336/1465 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 10790063 t fired, 11 attempts, .
55 EF FNDP 336/1465 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 13457113 t fired, 14 attempts, .
57 EF STEQ 336/3262 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 343 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 40 EisenbergMcGuire-PT-08-CTLFireability-12
lola: time limit : 271 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 5/271 3/32 EisenbergMcGuire-PT-08-CTLFireability-12 304543 m, 60908 m/sec, 1002790 t fired, .
54 EF FNDP 341/1460 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 11010012 t fired, 12 attempts, .
55 EF FNDP 341/1460 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 13677362 t fired, 14 attempts, .
57 EF STEQ 341/3257 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 348 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 10/271 5/32 EisenbergMcGuire-PT-08-CTLFireability-12 562066 m, 51504 m/sec, 2083657 t fired, .
54 EF FNDP 346/1455 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 11228765 t fired, 12 attempts, .
55 EF FNDP 346/1455 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 13896875 t fired, 14 attempts, .
57 EF STEQ 346/3252 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 353 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 15/271 6/32 EisenbergMcGuire-PT-08-CTLFireability-12 815275 m, 50641 m/sec, 3141759 t fired, .
54 EF FNDP 351/1450 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 11448543 t fired, 12 attempts, .
55 EF FNDP 351/1450 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 14117098 t fired, 15 attempts, .
57 EF STEQ 351/3247 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 358 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 20/271 8/32 EisenbergMcGuire-PT-08-CTLFireability-12 1055191 m, 47983 m/sec, 4252708 t fired, .
54 EF FNDP 356/1445 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 11668647 t fired, 12 attempts, .
55 EF FNDP 356/1445 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 14337906 t fired, 15 attempts, .
57 EF STEQ 356/3242 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 363 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 25/271 10/32 EisenbergMcGuire-PT-08-CTLFireability-12 1276319 m, 44225 m/sec, 5438224 t fired, .
54 EF FNDP 361/1440 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 11888748 t fired, 12 attempts, .
55 EF FNDP 361/1440 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 14558086 t fired, 15 attempts, .
57 EF STEQ 361/3237 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 368 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 30/271 11/32 EisenbergMcGuire-PT-08-CTLFireability-12 1507447 m, 46225 m/sec, 6565061 t fired, .
54 EF FNDP 366/1435 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 12107698 t fired, 13 attempts, .
55 EF FNDP 366/1435 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 14777802 t fired, 15 attempts, .
57 EF STEQ 366/3232 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 373 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 35/271 13/32 EisenbergMcGuire-PT-08-CTLFireability-12 1736458 m, 45802 m/sec, 7691194 t fired, .
54 EF FNDP 371/1430 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 12326641 t fired, 13 attempts, .
55 EF FNDP 371/1430 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 14997887 t fired, 15 attempts, .
57 EF STEQ 371/3227 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 378 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 40/271 15/32 EisenbergMcGuire-PT-08-CTLFireability-12 1963525 m, 45413 m/sec, 8843886 t fired, .
54 EF FNDP 376/1425 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 12545230 t fired, 13 attempts, .
55 EF FNDP 376/1425 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 15218447 t fired, 16 attempts, .
57 EF STEQ 376/3222 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 383 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 45/271 16/32 EisenbergMcGuire-PT-08-CTLFireability-12 2180463 m, 43387 m/sec, 9977457 t fired, .
54 EF FNDP 381/1420 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 12764324 t fired, 13 attempts, .
55 EF FNDP 381/1420 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 15438545 t fired, 16 attempts, .
57 EF STEQ 381/3217 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 388 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 50/271 18/32 EisenbergMcGuire-PT-08-CTLFireability-12 2392777 m, 42462 m/sec, 11156871 t fired, .
54 EF FNDP 386/1415 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 12983196 t fired, 13 attempts, .
55 EF FNDP 386/1415 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 15658190 t fired, 16 attempts, .
57 EF STEQ 386/3212 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 393 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 55/271 19/32 EisenbergMcGuire-PT-08-CTLFireability-12 2611495 m, 43743 m/sec, 12321888 t fired, .
54 EF FNDP 391/1410 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 13201677 t fired, 14 attempts, .
55 EF FNDP 391/1410 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 15878397 t fired, 16 attempts, .
57 EF STEQ 391/3207 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 398 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 60/271 21/32 EisenbergMcGuire-PT-08-CTLFireability-12 2822374 m, 42175 m/sec, 13473088 t fired, .
54 EF FNDP 396/1405 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 13421567 t fired, 14 attempts, .
55 EF FNDP 396/1405 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 16099959 t fired, 17 attempts, .
57 EF STEQ 396/3202 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 403 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 65/271 22/32 EisenbergMcGuire-PT-08-CTLFireability-12 3024307 m, 40386 m/sec, 14604538 t fired, .
54 EF FNDP 401/1400 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 13641925 t fired, 14 attempts, .
55 EF FNDP 401/1400 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 16321703 t fired, 17 attempts, .
57 EF STEQ 401/3197 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 408 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 70/271 24/32 EisenbergMcGuire-PT-08-CTLFireability-12 3236191 m, 42376 m/sec, 15743069 t fired, .
54 EF FNDP 406/1395 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 13859328 t fired, 14 attempts, .
55 EF FNDP 406/1395 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 16540912 t fired, 17 attempts, .
57 EF STEQ 406/3192 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 413 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 75/271 25/32 EisenbergMcGuire-PT-08-CTLFireability-12 3451191 m, 43000 m/sec, 16909586 t fired, .
54 EF FNDP 411/1390 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 14076668 t fired, 15 attempts, .
55 EF FNDP 411/1390 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 16758841 t fired, 17 attempts, .
57 EF STEQ 411/3187 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 418 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 80/271 27/32 EisenbergMcGuire-PT-08-CTLFireability-12 3668251 m, 43412 m/sec, 18034747 t fired, .
54 EF FNDP 416/1385 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 14298438 t fired, 15 attempts, .
55 EF FNDP 416/1385 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 16982033 t fired, 17 attempts, .
57 EF STEQ 416/3182 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 423 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 85/271 28/32 EisenbergMcGuire-PT-08-CTLFireability-12 3877611 m, 41872 m/sec, 19230867 t fired, .
54 EF FNDP 421/1380 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 14515966 t fired, 15 attempts, .
55 EF FNDP 421/1380 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 17200265 t fired, 18 attempts, .
57 EF STEQ 421/3177 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 428 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 90/271 30/32 EisenbergMcGuire-PT-08-CTLFireability-12 4088879 m, 42253 m/sec, 20363180 t fired, .
54 EF FNDP 426/1375 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 14736831 t fired, 15 attempts, .
55 EF FNDP 426/1375 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 17422282 t fired, 18 attempts, .
57 EF STEQ 426/3172 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 433 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 95/271 31/32 EisenbergMcGuire-PT-08-CTLFireability-12 4306743 m, 43572 m/sec, 21475004 t fired, .
54 EF FNDP 431/1370 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 14957213 t fired, 15 attempts, .
55 EF FNDP 431/1370 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 17643506 t fired, 18 attempts, .
57 EF STEQ 431/3167 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 438 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for EisenbergMcGuire-PT-08-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 436/1365 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 15177494 t fired, 16 attempts, .
55 EF FNDP 436/1365 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 17865399 t fired, 18 attempts, .
57 EF STEQ 436/3162 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 443 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 35 (type EXCL) for 34 EisenbergMcGuire-PT-08-CTLFireability-10
lola: time limit : 287 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 5/287 7/32 EisenbergMcGuire-PT-08-CTLFireability-10 822260 m, 164452 m/sec, 1739629 t fired, .
54 EF FNDP 441/1360 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 15397209 t fired, 16 attempts, .
55 EF FNDP 441/1360 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 18086839 t fired, 19 attempts, .
57 EF STEQ 441/3157 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 448 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 10/287 12/32 EisenbergMcGuire-PT-08-CTLFireability-10 1578662 m, 151280 m/sec, 3445397 t fired, .
54 EF FNDP 446/1355 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 15616783 t fired, 16 attempts, .
55 EF FNDP 446/1355 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 18308094 t fired, 19 attempts, .
57 EF STEQ 446/3152 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 453 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 15/287 17/32 EisenbergMcGuire-PT-08-CTLFireability-10 2311270 m, 146521 m/sec, 5130112 t fired, .
54 EF FNDP 451/1350 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 15837200 t fired, 16 attempts, .
55 EF FNDP 451/1350 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 18529492 t fired, 19 attempts, .
57 EF STEQ 451/3147 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 458 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 20/287 22/32 EisenbergMcGuire-PT-08-CTLFireability-10 3012457 m, 140237 m/sec, 6794170 t fired, .
54 EF FNDP 456/1345 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 16056957 t fired, 17 attempts, .
55 EF FNDP 456/1345 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 18750905 t fired, 19 attempts, .
57 EF STEQ 456/3142 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 463 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 25/287 27/32 EisenbergMcGuire-PT-08-CTLFireability-10 3703584 m, 138225 m/sec, 8432864 t fired, .
54 EF FNDP 461/1340 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 16277071 t fired, 17 attempts, .
55 EF FNDP 461/1340 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 18973090 t fired, 19 attempts, .
57 EF STEQ 461/3137 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 468 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 30/287 32/32 EisenbergMcGuire-PT-08-CTLFireability-10 4391740 m, 137631 m/sec, 10068191 t fired, .
54 EF FNDP 466/1335 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 16496494 t fired, 17 attempts, .
55 EF FNDP 466/1335 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 19194689 t fired, 20 attempts, .
57 EF STEQ 466/3132 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 473 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for EisenbergMcGuire-PT-08-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 2 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 471/1330 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 16717035 t fired, 17 attempts, .
55 EF FNDP 471/1330 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 19416055 t fired, 20 attempts, .
57 EF STEQ 471/3127 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 478 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 30 (type EXCL) for 27 EisenbergMcGuire-PT-08-CTLFireability-09
lola: time limit : 312 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for EisenbergMcGuire-PT-08-CTLFireability-09
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 EisenbergMcGuire-PT-08-CTLFireability-07
lola: time limit : 346 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for EisenbergMcGuire-PT-08-CTLFireability-07
lola: result : false
lola: markings : 120
lola: fired transitions : 260
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 EisenbergMcGuire-PT-08-CTLFireability-05
lola: time limit : 390 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for EisenbergMcGuire-PT-08-CTLFireability-05
lola: result : false
lola: markings : 7867
lola: fired transitions : 25931
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 EisenbergMcGuire-PT-08-CTLFireability-04
lola: time limit : 446 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/446 4/32 EisenbergMcGuire-PT-08-CTLFireability-04 458775 m, 91755 m/sec, 1164998 t fired, .
54 EF FNDP 476/1325 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 16937039 t fired, 17 attempts, .
55 EF FNDP 476/1325 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 19637800 t fired, 20 attempts, .
57 EF STEQ 476/3122 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 483 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/446 7/32 EisenbergMcGuire-PT-08-CTLFireability-04 844912 m, 77227 m/sec, 2402909 t fired, .
54 EF FNDP 481/1320 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 17156838 t fired, 18 attempts, .
55 EF FNDP 481/1320 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 19859707 t fired, 20 attempts, .
57 EF STEQ 481/3117 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 488 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/446 9/32 EisenbergMcGuire-PT-08-CTLFireability-04 1185575 m, 68132 m/sec, 3773226 t fired, .
54 EF FNDP 486/1315 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 17375832 t fired, 18 attempts, .
55 EF FNDP 486/1315 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 20074239 t fired, 21 attempts, .
57 EF STEQ 486/3112 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 493 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/446 12/32 EisenbergMcGuire-PT-08-CTLFireability-04 1526605 m, 68206 m/sec, 5124711 t fired, .
54 EF FNDP 491/1310 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 17593942 t fired, 18 attempts, .
55 EF FNDP 491/1310 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 20288199 t fired, 21 attempts, .
57 EF STEQ 491/3107 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 498 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/446 14/32 EisenbergMcGuire-PT-08-CTLFireability-04 1874251 m, 69529 m/sec, 6431456 t fired, .
54 EF FNDP 496/1305 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 17810846 t fired, 18 attempts, .
55 EF FNDP 496/1305 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 20503102 t fired, 21 attempts, .
57 EF STEQ 496/3102 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 503 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/446 16/32 EisenbergMcGuire-PT-08-CTLFireability-04 2182017 m, 61553 m/sec, 7808485 t fired, .
54 EF FNDP 501/1300 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 18028091 t fired, 19 attempts, .
55 EF FNDP 501/1300 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 20718491 t fired, 21 attempts, .
57 EF STEQ 501/3097 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 508 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/446 18/32 EisenbergMcGuire-PT-08-CTLFireability-04 2495535 m, 62703 m/sec, 9190016 t fired, .
54 EF FNDP 506/1295 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 18245302 t fired, 19 attempts, .
55 EF FNDP 506/1295 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 20935380 t fired, 21 attempts, .
57 EF STEQ 506/3092 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 513 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/446 21/32 EisenbergMcGuire-PT-08-CTLFireability-04 2798619 m, 60616 m/sec, 10562939 t fired, .
54 EF FNDP 511/1290 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 18461274 t fired, 19 attempts, .
55 EF FNDP 511/1290 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 21151255 t fired, 22 attempts, .
57 EF STEQ 511/3087 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 518 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/446 23/32 EisenbergMcGuire-PT-08-CTLFireability-04 3098416 m, 59959 m/sec, 11951834 t fired, .
54 EF FNDP 516/1285 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 18678551 t fired, 19 attempts, .
55 EF FNDP 516/1285 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 21367640 t fired, 22 attempts, .
57 EF STEQ 516/3082 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 523 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 50/446 25/32 EisenbergMcGuire-PT-08-CTLFireability-04 3416385 m, 63593 m/sec, 13292993 t fired, .
54 EF FNDP 521/1280 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 18895238 t fired, 19 attempts, .
55 EF FNDP 521/1280 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 21583872 t fired, 22 attempts, .
57 EF STEQ 521/3077 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 528 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 55/446 27/32 EisenbergMcGuire-PT-08-CTLFireability-04 3719224 m, 60567 m/sec, 14638083 t fired, .
54 EF FNDP 526/1275 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 19112004 t fired, 20 attempts, .
55 EF FNDP 526/1275 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 21799404 t fired, 22 attempts, .
57 EF STEQ 526/3072 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 533 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 60/446 29/32 EisenbergMcGuire-PT-08-CTLFireability-04 4024227 m, 61000 m/sec, 15966959 t fired, .
54 EF FNDP 531/1270 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 19328764 t fired, 20 attempts, .
55 EF FNDP 531/1270 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 22015551 t fired, 23 attempts, .
57 EF STEQ 531/3067 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 538 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 65/446 31/32 EisenbergMcGuire-PT-08-CTLFireability-04 4335521 m, 62258 m/sec, 17298112 t fired, .
54 EF FNDP 536/1265 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 19545565 t fired, 20 attempts, .
55 EF FNDP 536/1265 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 22231029 t fired, 23 attempts, .
57 EF STEQ 536/3062 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 543 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for EisenbergMcGuire-PT-08-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 541/1260 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 19761905 t fired, 20 attempts, .
55 EF FNDP 541/1260 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 22447500 t fired, 23 attempts, .
57 EF STEQ 541/3057 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 548 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 EisenbergMcGuire-PT-08-CTLFireability-01
lola: time limit : 508 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/508 4/32 EisenbergMcGuire-PT-08-CTLFireability-01 507182 m, 101436 m/sec, 1579812 t fired, .
54 EF FNDP 546/1255 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 19975170 t fired, 20 attempts, .
55 EF FNDP 546/1255 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 22666640 t fired, 23 attempts, .
57 EF STEQ 546/3052 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 553 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/508 7/32 EisenbergMcGuire-PT-08-CTLFireability-01 900056 m, 78574 m/sec, 3236032 t fired, .
54 EF FNDP 551/1250 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 20192076 t fired, 21 attempts, .
55 EF FNDP 551/1250 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 22882867 t fired, 23 attempts, .
57 EF STEQ 551/3047 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 558 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/508 10/32 EisenbergMcGuire-PT-08-CTLFireability-01 1312133 m, 82415 m/sec, 4855944 t fired, .
54 EF FNDP 556/1245 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 20409181 t fired, 21 attempts, .
55 EF FNDP 556/1245 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 23098482 t fired, 24 attempts, .
57 EF STEQ 556/3042 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 563 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/508 12/32 EisenbergMcGuire-PT-08-CTLFireability-01 1653168 m, 68207 m/sec, 6539526 t fired, .
54 EF FNDP 561/1240 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 20625517 t fired, 21 attempts, .
55 EF FNDP 561/1240 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 23313014 t fired, 24 attempts, .
57 EF STEQ 561/3037 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 568 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/508 15/32 EisenbergMcGuire-PT-08-CTLFireability-01 1984683 m, 66303 m/sec, 8227981 t fired, .
54 EF FNDP 566/1235 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 20842714 t fired, 21 attempts, .
55 EF FNDP 566/1235 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 23526846 t fired, 24 attempts, .
57 EF STEQ 566/3032 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 573 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/508 18/32 EisenbergMcGuire-PT-08-CTLFireability-01 2364441 m, 75951 m/sec, 9824386 t fired, .
54 EF FNDP 571/1230 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 21059110 t fired, 22 attempts, .
55 EF FNDP 571/1230 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 23740369 t fired, 24 attempts, .
57 EF STEQ 571/3027 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 578 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/508 20/32 EisenbergMcGuire-PT-08-CTLFireability-01 2689917 m, 65095 m/sec, 11521617 t fired, .
54 EF FNDP 576/1225 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 21239139 t fired, 22 attempts, .
55 EF FNDP 576/1225 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 23919243 t fired, 24 attempts, .
57 EF STEQ 576/3022 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 583 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/508 22/32 EisenbergMcGuire-PT-08-CTLFireability-01 3000107 m, 62038 m/sec, 13135531 t fired, .
54 EF FNDP 581/1220 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 21426901 t fired, 22 attempts, .
55 EF FNDP 581/1220 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 24117067 t fired, 25 attempts, .
57 EF STEQ 581/3017 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 588 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/508 24/32 EisenbergMcGuire-PT-08-CTLFireability-01 3321748 m, 64328 m/sec, 14787476 t fired, .
54 EF FNDP 586/1215 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 21643848 t fired, 22 attempts, .
55 EF FNDP 586/1215 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 24329391 t fired, 25 attempts, .
57 EF STEQ 586/3012 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 593 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/508 26/32 EisenbergMcGuire-PT-08-CTLFireability-01 3605521 m, 56754 m/sec, 16462165 t fired, .
54 EF FNDP 591/1210 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 21860798 t fired, 22 attempts, .
55 EF FNDP 591/1210 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 24542704 t fired, 25 attempts, .
57 EF STEQ 591/3007 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 598 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/508 28/32 EisenbergMcGuire-PT-08-CTLFireability-01 3904003 m, 59696 m/sec, 18042894 t fired, .
54 EF FNDP 596/1205 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 22077516 t fired, 23 attempts, .
55 EF FNDP 596/1205 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 24757756 t fired, 25 attempts, .
57 EF STEQ 596/3002 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 603 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/508 31/32 EisenbergMcGuire-PT-08-CTLFireability-01 4197503 m, 58700 m/sec, 19631500 t fired, .
54 EF FNDP 601/1200 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 22293864 t fired, 23 attempts, .
55 EF FNDP 601/1200 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 24971592 t fired, 25 attempts, .
57 EF STEQ 601/2997 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 608 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for EisenbergMcGuire-PT-08-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 606/1195 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 22510224 t fired, 23 attempts, .
55 EF FNDP 606/1195 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 25185454 t fired, 26 attempts, .
57 EF STEQ 606/2992 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 613 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 EisenbergMcGuire-PT-08-CTLFireability-00
lola: time limit : 597 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/597 5/32 EisenbergMcGuire-PT-08-CTLFireability-00 627906 m, 125581 m/sec, 1308468 t fired, .
54 EF FNDP 611/1190 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 22725705 t fired, 23 attempts, .
55 EF FNDP 611/1190 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 25400300 t fired, 26 attempts, .
57 EF STEQ 611/2987 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 618 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/597 8/32 EisenbergMcGuire-PT-08-CTLFireability-00 993562 m, 73131 m/sec, 2128947 t fired, .
54 EF FNDP 616/1185 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 22942048 t fired, 23 attempts, .
55 EF FNDP 616/1185 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 25614156 t fired, 26 attempts, .
57 EF STEQ 616/2982 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 623 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/597 11/32 EisenbergMcGuire-PT-08-CTLFireability-00 1450103 m, 91308 m/sec, 3148500 t fired, .
54 EF FNDP 621/1180 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 23157781 t fired, 24 attempts, .
55 EF FNDP 621/1180 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 25822582 t fired, 26 attempts, .
57 EF STEQ 621/2977 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 628 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/597 15/32 EisenbergMcGuire-PT-08-CTLFireability-00 2048757 m, 119730 m/sec, 4514266 t fired, .
54 EF FNDP 626/1175 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 23371210 t fired, 24 attempts, .
55 EF FNDP 626/1175 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 25931282 t fired, 26 attempts, .
57 EF STEQ 626/2972 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 633 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/597 18/32 EisenbergMcGuire-PT-08-CTLFireability-00 2389933 m, 68235 m/sec, 5320208 t fired, .
54 EF FNDP 631/1170 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 23585145 t fired, 24 attempts, .
55 EF FNDP 631/1170 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 26039560 t fired, 27 attempts, .
57 EF STEQ 631/2967 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 638 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/597 21/32 EisenbergMcGuire-PT-08-CTLFireability-00 2900792 m, 102171 m/sec, 6528740 t fired, .
54 EF FNDP 636/1165 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 23798155 t fired, 24 attempts, .
55 EF FNDP 636/1165 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 26248194 t fired, 27 attempts, .
57 EF STEQ 636/2962 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 643 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/597 24/32 EisenbergMcGuire-PT-08-CTLFireability-00 3306700 m, 81181 m/sec, 7490962 t fired, .
54 EF FNDP 641/1160 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 24009775 t fired, 25 attempts, .
55 EF FNDP 641/1160 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 26377970 t fired, 27 attempts, .
57 EF STEQ 641/2957 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 648 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/597 27/32 EisenbergMcGuire-PT-08-CTLFireability-00 3640426 m, 66745 m/sec, 8279606 t fired, .
54 EF FNDP 646/1155 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 24225953 t fired, 25 attempts, .
55 EF FNDP 646/1155 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 26487042 t fired, 27 attempts, .
57 EF STEQ 646/2952 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 653 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/597 29/32 EisenbergMcGuire-PT-08-CTLFireability-00 3977032 m, 67321 m/sec, 9078527 t fired, .
54 EF FNDP 651/1150 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 24442919 t fired, 25 attempts, .
55 EF FNDP 651/1150 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 26596710 t fired, 27 attempts, .
57 EF STEQ 651/2947 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 658 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/597 31/32 EisenbergMcGuire-PT-08-CTLFireability-00 4304394 m, 65472 m/sec, 9864292 t fired, .
54 EF FNDP 656/1145 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 24658085 t fired, 25 attempts, .
55 EF FNDP 656/1145 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 26705991 t fired, 27 attempts, .
57 EF STEQ 656/2942 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 663 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for EisenbergMcGuire-PT-08-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 1 2 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 661/1140 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 24851479 t fired, 25 attempts, .
55 EF FNDP 661/1140 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 26859120 t fired, 27 attempts, .
57 EF STEQ 661/2937 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 668 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 60 (type EXCL) for 27 EisenbergMcGuire-PT-08-CTLFireability-09
lola: time limit : 733 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 666/1135 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 25039974 t fired, 26 attempts, .
55 EF FNDP 666/1135 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 26977403 t fired, 27 attempts, .
57 EF STEQ 666/2932 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 5/733 1/32 EisenbergMcGuire-PT-08-CTLFireability-09 95999 m, 19199 m/sec, 194650 t fired, .
Time elapsed: 673 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 671/1130 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 25256603 t fired, 26 attempts, .
55 EF FNDP 671/1130 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 27087123 t fired, 28 attempts, .
57 EF STEQ 671/2927 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 10/733 2/32 EisenbergMcGuire-PT-08-CTLFireability-09 189574 m, 18715 m/sec, 388390 t fired, .
Time elapsed: 678 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 676/1125 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 25469377 t fired, 26 attempts, .
55 EF FNDP 676/1125 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 27215560 t fired, 28 attempts, .
57 EF STEQ 676/2922 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 15/733 2/32 EisenbergMcGuire-PT-08-CTLFireability-09 300160 m, 22117 m/sec, 620472 t fired, .
Time elapsed: 683 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 681/1120 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 25685938 t fired, 26 attempts, .
55 EF FNDP 681/1120 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 27324968 t fired, 28 attempts, .
57 EF STEQ 681/2917 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 20/733 3/32 EisenbergMcGuire-PT-08-CTLFireability-09 393063 m, 18580 m/sec, 817203 t fired, .
Time elapsed: 688 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 686/1115 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 25900859 t fired, 26 attempts, .
55 EF FNDP 686/1115 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 27541992 t fired, 28 attempts, .
57 EF STEQ 686/2912 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 25/733 4/32 EisenbergMcGuire-PT-08-CTLFireability-09 582915 m, 37970 m/sec, 1212730 t fired, .
Time elapsed: 693 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 691/1110 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 26116415 t fired, 27 attempts, .
55 EF FNDP 691/1110 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 27746870 t fired, 28 attempts, .
57 EF STEQ 691/2907 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 30/733 5/32 EisenbergMcGuire-PT-08-CTLFireability-09 757294 m, 34875 m/sec, 1583324 t fired, .
Time elapsed: 698 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 696/1105 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 26332231 t fired, 27 attempts, .
55 EF FNDP 696/1105 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 27964549 t fired, 28 attempts, .
57 EF STEQ 696/2902 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 35/733 6/32 EisenbergMcGuire-PT-08-CTLFireability-09 943417 m, 37224 m/sec, 1976944 t fired, .
Time elapsed: 703 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 701/1100 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 26545641 t fired, 27 attempts, .
55 EF FNDP 701/1100 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 28183581 t fired, 29 attempts, .
57 EF STEQ 701/2897 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 40/733 7/32 EisenbergMcGuire-PT-08-CTLFireability-09 1124706 m, 36257 m/sec, 2364383 t fired, .
Time elapsed: 708 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 706/1095 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 26757583 t fired, 27 attempts, .
55 EF FNDP 706/1095 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 28403578 t fired, 29 attempts, .
57 EF STEQ 706/2892 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 45/733 8/32 EisenbergMcGuire-PT-08-CTLFireability-09 1305814 m, 36221 m/sec, 2744088 t fired, .
Time elapsed: 713 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 711/1090 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 26969718 t fired, 27 attempts, .
55 EF FNDP 711/1090 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 28623003 t fired, 29 attempts, .
57 EF STEQ 711/2887 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 50/733 9/32 EisenbergMcGuire-PT-08-CTLFireability-09 1485431 m, 35923 m/sec, 3130750 t fired, .
Time elapsed: 718 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 716/1085 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 27182262 t fired, 28 attempts, .
55 EF FNDP 716/1085 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 28842744 t fired, 29 attempts, .
57 EF STEQ 716/2882 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 55/733 10/32 EisenbergMcGuire-PT-08-CTLFireability-09 1665292 m, 35972 m/sec, 3516596 t fired, .
Time elapsed: 723 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 721/1080 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 27393133 t fired, 28 attempts, .
55 EF FNDP 721/1080 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 29061840 t fired, 30 attempts, .
57 EF STEQ 721/2877 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 60/733 11/32 EisenbergMcGuire-PT-08-CTLFireability-09 1844184 m, 35778 m/sec, 3896732 t fired, .
Time elapsed: 728 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 726/1075 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 27604551 t fired, 28 attempts, .
55 EF FNDP 726/1075 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 29277033 t fired, 30 attempts, .
57 EF STEQ 726/2872 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 65/733 12/32 EisenbergMcGuire-PT-08-CTLFireability-09 2023971 m, 35957 m/sec, 4277465 t fired, .
Time elapsed: 733 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 732/1070 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 27824576 t fired, 28 attempts, .
55 EF FNDP 732/1070 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 29498119 t fired, 30 attempts, .
57 EF STEQ 732/2867 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 71/733 13/32 EisenbergMcGuire-PT-08-CTLFireability-09 2206675 m, 36540 m/sec, 4672039 t fired, .
Time elapsed: 739 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 737/1064 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 28040670 t fired, 29 attempts, .
55 EF FNDP 737/1064 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 29717964 t fired, 30 attempts, .
57 EF STEQ 737/2861 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 76/733 14/32 EisenbergMcGuire-PT-08-CTLFireability-09 2384521 m, 35569 m/sec, 5052538 t fired, .
Time elapsed: 744 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 742/1059 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 28256416 t fired, 29 attempts, .
55 EF FNDP 742/1059 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 29937322 t fired, 30 attempts, .
57 EF STEQ 742/2856 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 81/733 15/32 EisenbergMcGuire-PT-08-CTLFireability-09 2563519 m, 35799 m/sec, 5438080 t fired, .
Time elapsed: 749 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 747/1054 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 28470447 t fired, 29 attempts, .
55 EF FNDP 747/1054 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 30155530 t fired, 31 attempts, .
57 EF STEQ 747/2851 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 86/733 16/32 EisenbergMcGuire-PT-08-CTLFireability-09 2738889 m, 35074 m/sec, 5816290 t fired, .
Time elapsed: 754 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 752/1049 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 28680967 t fired, 29 attempts, .
55 EF FNDP 752/1049 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 30357508 t fired, 31 attempts, .
57 EF STEQ 752/2846 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 91/733 17/32 EisenbergMcGuire-PT-08-CTLFireability-09 2910754 m, 34373 m/sec, 6189884 t fired, .
Time elapsed: 759 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 757/1044 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 28893956 t fired, 29 attempts, .
55 EF FNDP 757/1044 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 30562094 t fired, 31 attempts, .
57 EF STEQ 757/2841 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 96/733 18/32 EisenbergMcGuire-PT-08-CTLFireability-09 3086973 m, 35243 m/sec, 6572666 t fired, .
Time elapsed: 764 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 762/1039 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 29102327 t fired, 30 attempts, .
55 EF FNDP 762/1039 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 30770222 t fired, 31 attempts, .
57 EF STEQ 762/2836 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 101/733 19/32 EisenbergMcGuire-PT-08-CTLFireability-09 3258023 m, 34210 m/sec, 6946349 t fired, .
Time elapsed: 769 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 767/1034 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 29315677 t fired, 30 attempts, .
55 EF FNDP 767/1034 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 30979589 t fired, 31 attempts, .
57 EF STEQ 767/2831 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 106/733 20/32 EisenbergMcGuire-PT-08-CTLFireability-09 3434792 m, 35353 m/sec, 7334366 t fired, .
Time elapsed: 774 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 772/1029 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 29529009 t fired, 30 attempts, .
55 EF FNDP 772/1029 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 31194997 t fired, 32 attempts, .
57 EF STEQ 772/2826 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 111/733 21/32 EisenbergMcGuire-PT-08-CTLFireability-09 3613616 m, 35764 m/sec, 7725315 t fired, .
Time elapsed: 779 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 777/1024 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 29741607 t fired, 30 attempts, .
55 EF FNDP 777/1024 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 31402742 t fired, 32 attempts, .
57 EF STEQ 777/2821 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 116/733 22/32 EisenbergMcGuire-PT-08-CTLFireability-09 3791408 m, 35558 m/sec, 8110217 t fired, .
Time elapsed: 784 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 782/1019 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 29953924 t fired, 30 attempts, .
55 EF FNDP 782/1019 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 31613399 t fired, 32 attempts, .
57 EF STEQ 782/2816 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 121/733 23/32 EisenbergMcGuire-PT-08-CTLFireability-09 3970889 m, 35896 m/sec, 8495359 t fired, .
Time elapsed: 789 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 787/1014 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 30163762 t fired, 31 attempts, .
55 EF FNDP 787/1014 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 31831526 t fired, 32 attempts, .
57 EF STEQ 787/2811 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 126/733 24/32 EisenbergMcGuire-PT-08-CTLFireability-09 4151424 m, 36107 m/sec, 8880235 t fired, .
Time elapsed: 794 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 792/1009 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 30369273 t fired, 31 attempts, .
55 EF FNDP 792/1009 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 32043641 t fired, 33 attempts, .
57 EF STEQ 792/2806 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 131/733 25/32 EisenbergMcGuire-PT-08-CTLFireability-09 4328720 m, 35459 m/sec, 9266234 t fired, .
Time elapsed: 799 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 797/1004 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 30572021 t fired, 31 attempts, .
55 EF FNDP 797/1004 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 32254800 t fired, 33 attempts, .
57 EF STEQ 797/2801 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 136/733 26/32 EisenbergMcGuire-PT-08-CTLFireability-09 4505687 m, 35393 m/sec, 9647037 t fired, .
Time elapsed: 804 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 802/999 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 30773778 t fired, 31 attempts, .
55 EF FNDP 802/999 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 32469216 t fired, 33 attempts, .
57 EF STEQ 802/2796 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 141/733 27/32 EisenbergMcGuire-PT-08-CTLFireability-09 4683522 m, 35567 m/sec, 10031898 t fired, .
Time elapsed: 809 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 807/994 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 30985104 t fired, 31 attempts, .
55 EF FNDP 807/994 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 32684852 t fired, 33 attempts, .
57 EF STEQ 807/2791 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 146/733 28/32 EisenbergMcGuire-PT-08-CTLFireability-09 4862015 m, 35698 m/sec, 10419827 t fired, .
Time elapsed: 814 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 812/989 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 31195182 t fired, 32 attempts, .
55 EF FNDP 812/989 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 32903038 t fired, 33 attempts, .
57 EF STEQ 812/2786 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 151/733 29/32 EisenbergMcGuire-PT-08-CTLFireability-09 5042832 m, 36163 m/sec, 10808502 t fired, .
Time elapsed: 819 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 817/984 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 31407916 t fired, 32 attempts, .
55 EF FNDP 817/984 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 33121827 t fired, 34 attempts, .
57 EF STEQ 817/2781 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 156/733 30/32 EisenbergMcGuire-PT-08-CTLFireability-09 5221635 m, 35760 m/sec, 11190533 t fired, .
Time elapsed: 824 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 822/979 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 31618478 t fired, 32 attempts, .
55 EF FNDP 822/979 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 33338282 t fired, 34 attempts, .
57 EF STEQ 822/2776 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 161/733 31/32 EisenbergMcGuire-PT-08-CTLFireability-09 5396272 m, 34927 m/sec, 11570254 t fired, .
Time elapsed: 829 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 3 0 4 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 827/974 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 31825652 t fired, 32 attempts, .
55 EF FNDP 827/974 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 33554663 t fired, 34 attempts, .
57 EF STEQ 827/2771 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
60 EF EXCL 166/733 32/32 EisenbergMcGuire-PT-08-CTLFireability-09 5572037 m, 35153 m/sec, 11954445 t fired, .
Time elapsed: 834 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 60 (type EXCL) for EisenbergMcGuire-PT-08-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 2 0 4 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 832/969 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 32033342 t fired, 33 attempts, .
55 EF FNDP 832/969 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 33771231 t fired, 34 attempts, .
57 EF STEQ 832/2766 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
Time elapsed: 839 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 58 (type EXCL) for 43 EisenbergMcGuire-PT-08-CTLFireability-13
lola: time limit : 920 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 2 0 4 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 837/964 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 32243851 t fired, 33 attempts, .
55 EF FNDP 837/964 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 33985955 t fired, 34 attempts, .
57 EF STEQ 837/2761 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 5/920 1/32 EisenbergMcGuire-PT-08-CTLFireability-13 165911 m, 33182 m/sec, 329781 t fired, .
Time elapsed: 844 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 2 0 4 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 842/959 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 32455744 t fired, 33 attempts, .
55 EF FNDP 842/959 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 34194293 t fired, 35 attempts, .
57 EF STEQ 842/2756 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 10/920 2/32 EisenbergMcGuire-PT-08-CTLFireability-13 330020 m, 32821 m/sec, 670214 t fired, .
Time elapsed: 849 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 2 0 4 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 847/954 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 32667964 t fired, 33 attempts, .
55 EF FNDP 847/954 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 34405199 t fired, 35 attempts, .
57 EF STEQ 847/2751 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 15/920 4/32 EisenbergMcGuire-PT-08-CTLFireability-13 518254 m, 37646 m/sec, 1068662 t fired, .
Time elapsed: 854 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 2 0 4 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 852/949 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 32881090 t fired, 33 attempts, .
55 EF FNDP 852/949 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 34617732 t fired, 35 attempts, .
57 EF STEQ 852/2746 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 20/920 5/32 EisenbergMcGuire-PT-08-CTLFireability-13 693995 m, 35148 m/sec, 1436593 t fired, .
Time elapsed: 859 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 2 0 4 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 857/944 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 33091393 t fired, 34 attempts, .
55 EF FNDP 857/944 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 34828760 t fired, 35 attempts, .
57 EF STEQ 857/2741 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 25/920 6/32 EisenbergMcGuire-PT-08-CTLFireability-13 868388 m, 34878 m/sec, 1805336 t fired, .
Time elapsed: 864 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 2 0 4 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 862/939 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 33299460 t fired, 34 attempts, .
55 EF FNDP 862/939 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 35044795 t fired, 36 attempts, .
57 EF STEQ 862/2736 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 30/920 7/32 EisenbergMcGuire-PT-08-CTLFireability-13 1051869 m, 36696 m/sec, 2192870 t fired, .
Time elapsed: 869 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 2 0 4 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 867/934 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 33507761 t fired, 34 attempts, .
55 EF FNDP 867/934 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 35253318 t fired, 36 attempts, .
57 EF STEQ 867/2731 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 35/920 8/32 EisenbergMcGuire-PT-08-CTLFireability-13 1233895 m, 36405 m/sec, 2579086 t fired, .
Time elapsed: 874 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 2 0 4 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 872/929 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 33714484 t fired, 34 attempts, .
55 EF FNDP 872/929 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 35469010 t fired, 36 attempts, .
57 EF STEQ 872/2726 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 40/920 9/32 EisenbergMcGuire-PT-08-CTLFireability-13 1415903 m, 36401 m/sec, 2961996 t fired, .
Time elapsed: 879 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 2 0 4 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 877/924 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 33925905 t fired, 34 attempts, .
55 EF FNDP 877/924 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 35683456 t fired, 36 attempts, .
57 EF STEQ 877/2721 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 45/920 10/32 EisenbergMcGuire-PT-08-CTLFireability-13 1597473 m, 36314 m/sec, 3342618 t fired, .
Time elapsed: 884 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 2 0 4 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 882/919 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 34135442 t fired, 35 attempts, .
55 EF FNDP 882/919 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 35888535 t fired, 36 attempts, .
57 EF STEQ 882/2716 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 50/920 11/32 EisenbergMcGuire-PT-08-CTLFireability-13 1775881 m, 35681 m/sec, 3716619 t fired, .
Time elapsed: 889 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 2 0 4 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 887/914 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 34344003 t fired, 35 attempts, .
55 EF FNDP 887/914 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 36104936 t fired, 37 attempts, .
57 EF STEQ 887/2711 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 55/920 12/32 EisenbergMcGuire-PT-08-CTLFireability-13 1958929 m, 36609 m/sec, 4107054 t fired, .
Time elapsed: 894 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 2 0 4 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 892/909 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 34556600 t fired, 35 attempts, .
55 EF FNDP 892/909 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 36321396 t fired, 37 attempts, .
57 EF STEQ 892/2706 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 60/920 13/32 EisenbergMcGuire-PT-08-CTLFireability-13 2143293 m, 36872 m/sec, 4496235 t fired, .
Time elapsed: 899 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 2 0 4 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 897/904 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 34770825 t fired, 35 attempts, .
55 EF FNDP 897/904 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 36536593 t fired, 37 attempts, .
57 EF STEQ 897/2701 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 65/920 14/32 EisenbergMcGuire-PT-08-CTLFireability-13 2326724 m, 36686 m/sec, 4884324 t fired, .
Time elapsed: 904 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 54 (type FNDP) for EisenbergMcGuire-PT-08-CTLFireability-09 (local timeout)
lola: CANCELED task # 55 (type FNDP) for EisenbergMcGuire-PT-08-CTLFireability-13 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 1 0 4 1 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 2 1 0 1 1 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF STEQ 902/2696 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 70/920 15/32 EisenbergMcGuire-PT-08-CTLFireability-13 2509722 m, 36599 m/sec, 5275207 t fired, .
Time elapsed: 909 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 56 (type EQUN) for 43 EisenbergMcGuire-PT-08-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type SRCH) for 43 EisenbergMcGuire-PT-08-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 54 (type FNDP) for EisenbergMcGuire-PT-08-CTLFireability-09
lola: result : unknown
lola: fired transitions : 34987072
lola: tried executions : 36
lola: time used : 902.000000
lola: memory pages used : 0
lola: FINISHED task # 55 (type FNDP) for EisenbergMcGuire-PT-08-CTLFireability-13
lola: result : unknown
lola: fired transitions : 36754092
lola: tried executions : 38
lola: time used : 902.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 59 (type SRCH) for EisenbergMcGuire-PT-08-CTLFireability-13
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/CTLFireability-56.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 1 0 5 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 5/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
57 EF STEQ 907/3593 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 75/920 16/32 EisenbergMcGuire-PT-08-CTLFireability-13 2673715 m, 32798 m/sec, 5622179 t fired, .
Time elapsed: 914 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 1 0 5 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 10/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
57 EF STEQ 912/3593 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 80/920 16/32 EisenbergMcGuire-PT-08-CTLFireability-13 2777407 m, 20738 m/sec, 5844937 t fired, .
Time elapsed: 919 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 1 0 5 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 15/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
57 EF STEQ 917/3593 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 85/920 17/32 EisenbergMcGuire-PT-08-CTLFireability-13 2936331 m, 31784 m/sec, 6181303 t fired, .
Time elapsed: 924 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 1 0 5 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 20/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
57 EF STEQ 922/3593 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 90/920 18/32 EisenbergMcGuire-PT-08-CTLFireability-13 3060763 m, 24886 m/sec, 6443373 t fired, .
Time elapsed: 929 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 1 0 5 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 25/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
57 EF STEQ 927/3593 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 95/920 19/32 EisenbergMcGuire-PT-08-CTLFireability-13 3226050 m, 33057 m/sec, 6795064 t fired, .
Time elapsed: 934 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 1 0 5 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 30/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
57 EF STEQ 932/3593 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 100/920 19/32 EisenbergMcGuire-PT-08-CTLFireability-13 3354094 m, 25608 m/sec, 7067865 t fired, .
Time elapsed: 939 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 1 0 5 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 35/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
57 EF STEQ 937/3593 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 105/920 20/32 EisenbergMcGuire-PT-08-CTLFireability-13 3533607 m, 35902 m/sec, 7456061 t fired, .
Time elapsed: 944 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 1 0 5 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 40/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
57 EF STEQ 942/3593 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 110/920 21/32 EisenbergMcGuire-PT-08-CTLFireability-13 3710734 m, 35425 m/sec, 7838788 t fired, .
Time elapsed: 949 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 1 0 5 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 45/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
57 EF STEQ 947/3593 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 115/920 22/32 EisenbergMcGuire-PT-08-CTLFireability-13 3890748 m, 36002 m/sec, 8222079 t fired, .
Time elapsed: 954 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 1 0 5 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 50/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
57 EF STEQ 952/3593 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 120/920 23/32 EisenbergMcGuire-PT-08-CTLFireability-13 4039220 m, 29694 m/sec, 8540262 t fired, .
Time elapsed: 959 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 1 0 5 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 55/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
57 EF STEQ 957/3593 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 125/920 24/32 EisenbergMcGuire-PT-08-CTLFireability-13 4199886 m, 32133 m/sec, 8881567 t fired, .
Time elapsed: 964 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 1 0 5 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 60/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
57 EF STEQ 962/3593 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 130/920 25/32 EisenbergMcGuire-PT-08-CTLFireability-13 4379878 m, 35998 m/sec, 9261067 t fired, .
Time elapsed: 969 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 1 0 5 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 65/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
57 EF STEQ 967/3593 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 135/920 26/32 EisenbergMcGuire-PT-08-CTLFireability-13 4557321 m, 35488 m/sec, 9643155 t fired, .
Time elapsed: 974 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 1 0 5 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 70/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
57 EF STEQ 974/3593 0/5 EisenbergMcGuire-PT-08-CTLFireability-09 sara is running.
58 EF EXCL 142/920 27/32 EisenbergMcGuire-PT-08-CTLFireability-13 4672655 m, 23066 m/sec, 9892912 t fired, .
Time elapsed: 981 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: FINISHED task # 57 (type EQUN) for EisenbergMcGuire-PT-08-CTLFireability-09
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 78/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
58 EF EXCL 148/920 27/32 EisenbergMcGuire-PT-08-CTLFireability-13 4833808 m, 32230 m/sec, 10236428 t fired, .
Time elapsed: 987 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 83/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
58 EF EXCL 153/920 28/32 EisenbergMcGuire-PT-08-CTLFireability-13 5010409 m, 35320 m/sec, 10609211 t fired, .
Time elapsed: 992 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 88/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
58 EF EXCL 158/920 29/32 EisenbergMcGuire-PT-08-CTLFireability-13 5190080 m, 35934 m/sec, 10990066 t fired, .
Time elapsed: 997 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 93/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
58 EF EXCL 163/920 30/32 EisenbergMcGuire-PT-08-CTLFireability-13 5367168 m, 35417 m/sec, 11374242 t fired, .
Time elapsed: 1002 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 98/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
58 EF EXCL 168/920 31/32 EisenbergMcGuire-PT-08-CTLFireability-13 5545826 m, 35731 m/sec, 11759967 t fired, .
Time elapsed: 1007 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 103/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
58 EF EXCL 173/920 32/32 EisenbergMcGuire-PT-08-CTLFireability-13 5726507 m, 36136 m/sec, 12138765 t fired, .
Time elapsed: 1012 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 58 (type EXCL) for EisenbergMcGuire-PT-08-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 108/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1017 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 EisenbergMcGuire-PT-08-CTLFireability-03
lola: time limit : 1291 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/1291 3/32 EisenbergMcGuire-PT-08-CTLFireability-03 443861 m, 88772 m/sec, 2452280 t fired, .
56 EF STEQ 113/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1022 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/1291 5/32 EisenbergMcGuire-PT-08-CTLFireability-03 878245 m, 86876 m/sec, 5081333 t fired, .
56 EF STEQ 118/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1027 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/1291 8/32 EisenbergMcGuire-PT-08-CTLFireability-03 1301328 m, 84616 m/sec, 7690996 t fired, .
56 EF STEQ 123/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1032 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/1291 10/32 EisenbergMcGuire-PT-08-CTLFireability-03 1709346 m, 81603 m/sec, 10246102 t fired, .
56 EF STEQ 128/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1037 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/1291 12/32 EisenbergMcGuire-PT-08-CTLFireability-03 2114497 m, 81030 m/sec, 12781006 t fired, .
56 EF STEQ 133/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1042 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/1291 15/32 EisenbergMcGuire-PT-08-CTLFireability-03 2514164 m, 79933 m/sec, 15314916 t fired, .
56 EF STEQ 138/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1047 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/1291 17/32 EisenbergMcGuire-PT-08-CTLFireability-03 2905087 m, 78184 m/sec, 17812346 t fired, .
56 EF STEQ 143/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1052 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/1291 19/32 EisenbergMcGuire-PT-08-CTLFireability-03 3298794 m, 78741 m/sec, 20316938 t fired, .
56 EF STEQ 148/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1057 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/1291 21/32 EisenbergMcGuire-PT-08-CTLFireability-03 3682517 m, 76744 m/sec, 22807607 t fired, .
56 EF STEQ 153/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1062 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/1291 23/32 EisenbergMcGuire-PT-08-CTLFireability-03 4064282 m, 76353 m/sec, 25321615 t fired, .
56 EF STEQ 158/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1067 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/1291 25/32 EisenbergMcGuire-PT-08-CTLFireability-03 4447294 m, 76602 m/sec, 27801211 t fired, .
56 EF STEQ 163/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1072 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 60/1291 28/32 EisenbergMcGuire-PT-08-CTLFireability-03 4832494 m, 77040 m/sec, 30272367 t fired, .
56 EF STEQ 168/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1077 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 65/1291 30/32 EisenbergMcGuire-PT-08-CTLFireability-03 5211039 m, 75709 m/sec, 32764005 t fired, .
56 EF STEQ 173/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1082 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 70/1291 32/32 EisenbergMcGuire-PT-08-CTLFireability-03 5587675 m, 75327 m/sec, 35253876 t fired, .
56 EF STEQ 178/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1087 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for EisenbergMcGuire-PT-08-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 183/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1092 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 EisenbergMcGuire-PT-08-CTLFireability-06
lola: time limit : 2508 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/2508 2/32 EisenbergMcGuire-PT-08-CTLFireability-06 220682 m, 44136 m/sec, 1924388 t fired, .
56 EF STEQ 188/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1097 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/2508 3/32 EisenbergMcGuire-PT-08-CTLFireability-06 449812 m, 45826 m/sec, 3998917 t fired, .
56 EF STEQ 193/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1102 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/2508 4/32 EisenbergMcGuire-PT-08-CTLFireability-06 674866 m, 45010 m/sec, 6048056 t fired, .
56 EF STEQ 198/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1107 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/2508 6/32 EisenbergMcGuire-PT-08-CTLFireability-06 895602 m, 44147 m/sec, 8120632 t fired, .
56 EF STEQ 203/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1112 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/2508 7/32 EisenbergMcGuire-PT-08-CTLFireability-06 1114976 m, 43874 m/sec, 10185946 t fired, .
56 EF STEQ 208/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1117 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 30/2508 8/32 EisenbergMcGuire-PT-08-CTLFireability-06 1332796 m, 43564 m/sec, 12239832 t fired, .
56 EF STEQ 213/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1122 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
sara: warning, failure of lp_solve (at job 13134)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 35/2508 9/32 EisenbergMcGuire-PT-08-CTLFireability-06 1553708 m, 44182 m/sec, 14299978 t fired, .
56 EF STEQ 218/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1127 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 40/2508 10/32 EisenbergMcGuire-PT-08-CTLFireability-06 1769454 m, 43149 m/sec, 16351598 t fired, .
56 EF STEQ 223/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1132 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 45/2508 12/32 EisenbergMcGuire-PT-08-CTLFireability-06 1983244 m, 42758 m/sec, 18387185 t fired, .
56 EF STEQ 228/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1137 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 50/2508 13/32 EisenbergMcGuire-PT-08-CTLFireability-06 2196783 m, 42707 m/sec, 20419951 t fired, .
56 EF STEQ 233/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1142 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 55/2508 14/32 EisenbergMcGuire-PT-08-CTLFireability-06 2412085 m, 43060 m/sec, 22463449 t fired, .
56 EF STEQ 238/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1147 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 60/2508 15/32 EisenbergMcGuire-PT-08-CTLFireability-06 2622421 m, 42067 m/sec, 24464061 t fired, .
56 EF STEQ 243/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1152 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 65/2508 16/32 EisenbergMcGuire-PT-08-CTLFireability-06 2833045 m, 42124 m/sec, 26475737 t fired, .
56 EF STEQ 248/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1157 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 70/2508 18/32 EisenbergMcGuire-PT-08-CTLFireability-06 3038077 m, 41006 m/sec, 28445314 t fired, .
56 EF STEQ 253/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1162 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 75/2508 19/32 EisenbergMcGuire-PT-08-CTLFireability-06 3251206 m, 42625 m/sec, 30490611 t fired, .
56 EF STEQ 258/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1167 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 80/2508 20/32 EisenbergMcGuire-PT-08-CTLFireability-06 3461648 m, 42088 m/sec, 32508053 t fired, .
56 EF STEQ 263/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1172 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 85/2508 21/32 EisenbergMcGuire-PT-08-CTLFireability-06 3672016 m, 42073 m/sec, 34529461 t fired, .
56 EF STEQ 268/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1177 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 90/2508 22/32 EisenbergMcGuire-PT-08-CTLFireability-06 3884823 m, 42561 m/sec, 36564319 t fired, .
56 EF STEQ 273/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1182 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 95/2508 24/32 EisenbergMcGuire-PT-08-CTLFireability-06 4095045 m, 42044 m/sec, 38616619 t fired, .
56 EF STEQ 278/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1187 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 100/2508 25/32 EisenbergMcGuire-PT-08-CTLFireability-06 4306692 m, 42329 m/sec, 40667508 t fired, .
56 EF STEQ 283/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1192 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 105/2508 26/32 EisenbergMcGuire-PT-08-CTLFireability-06 4517510 m, 42163 m/sec, 42685701 t fired, .
56 EF STEQ 288/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1197 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 110/2508 27/32 EisenbergMcGuire-PT-08-CTLFireability-06 4726009 m, 41699 m/sec, 44719072 t fired, .
56 EF STEQ 293/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1202 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 115/2508 28/32 EisenbergMcGuire-PT-08-CTLFireability-06 4933357 m, 41469 m/sec, 46742296 t fired, .
56 EF STEQ 298/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1207 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 120/2508 29/32 EisenbergMcGuire-PT-08-CTLFireability-06 5143310 m, 41990 m/sec, 48785247 t fired, .
56 EF STEQ 303/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1212 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 125/2508 31/32 EisenbergMcGuire-PT-08-CTLFireability-06 5351924 m, 41722 m/sec, 50812295 t fired, .
56 EF STEQ 308/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1217 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 130/2508 32/32 EisenbergMcGuire-PT-08-CTLFireability-06 5562356 m, 42086 m/sec, 52865200 t fired, .
56 EF STEQ 313/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1222 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for EisenbergMcGuire-PT-08-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 318/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1227 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 323/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 328/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 333/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 338/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 343/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 348/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 353/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 358/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 363/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 368/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 373/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 378/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 383/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 388/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 393/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 398/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 403/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 408/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 413/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 418/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 423/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 428/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 433/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 438/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 443/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 448/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 453/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 458/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 463/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 468/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 473/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 478/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 483/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 488/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1397 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 493/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1402 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 498/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1407 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 503/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1412 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 508/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1417 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 513/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1422 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 518/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1427 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 523/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1432 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 528/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1437 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 533/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1442 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 538/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1447 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 543/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1452 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 548/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1457 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 553/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1462 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 558/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1467 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 563/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1472 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 568/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1477 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 573/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1482 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 578/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1487 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 583/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1492 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 588/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1497 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 593/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1502 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 598/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1507 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 603/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1512 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 608/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1517 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 613/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1522 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 618/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1527 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 623/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1532 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 628/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1537 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 633/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1542 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 638/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1547 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 643/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1552 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 648/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1557 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 653/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1562 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 658/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1567 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 663/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1572 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 668/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1577 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 673/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1582 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 678/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1587 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 683/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1592 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 688/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1597 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 693/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1602 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 698/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1607 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 703/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1612 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 708/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1617 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 713/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1622 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 718/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1627 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 723/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1632 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 728/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1637 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 733/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1642 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 738/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1647 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 743/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1652 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 748/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1657 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 753/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1662 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 758/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1667 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 763/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1672 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 768/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1677 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 773/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1682 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 778/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1687 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 783/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1692 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 788/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1697 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 793/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1702 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 798/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1707 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 803/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1712 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 808/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1717 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 813/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1722 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 818/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1727 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 823/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1732 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 828/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1737 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 833/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1742 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 840/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1749 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ 0 0 0 0 6 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-13: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF STEQ 845/2691 0/5 EisenbergMcGuire-PT-08-CTLFireability-13 sara is running.
Time elapsed: 1754 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 56 (type EQUN) for EisenbergMcGuire-PT-08-CTLFireability-13
lola: result : unknown
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-08-CTLFireability-00: CTL unknown AGGR
EisenbergMcGuire-PT-08-CTLFireability-01: CTL unknown AGGR
EisenbergMcGuire-PT-08-CTLFireability-02: AXAG unknown AGGR
EisenbergMcGuire-PT-08-CTLFireability-03: CTL unknown AGGR
EisenbergMcGuire-PT-08-CTLFireability-04: CTL unknown AGGR
EisenbergMcGuire-PT-08-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-06: CTL unknown AGGR
EisenbergMcGuire-PT-08-CTLFireability-07: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-08: CTL false CTL model checker
EisenbergMcGuire-PT-08-CTLFireability-09: DISJ unknown DISJ
EisenbergMcGuire-PT-08-CTLFireability-10: CTL unknown AGGR
EisenbergMcGuire-PT-08-CTLFireability-11: CTL unknown AGGR
EisenbergMcGuire-PT-08-CTLFireability-12: CTL unknown AGGR
EisenbergMcGuire-PT-08-CTLFireability-13: EF unknown AGGR
EisenbergMcGuire-PT-08-CTLFireability-14: CTL unknown AGGR
EisenbergMcGuire-PT-08-CTLFireability-15: CTL true CTL model checker
Time elapsed: 1758 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="EisenbergMcGuire-PT-08"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is EisenbergMcGuire-PT-08, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r518-tall-167987244300258"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/EisenbergMcGuire-PT-08.tgz
mv EisenbergMcGuire-PT-08 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;