About the Execution of LoLA for EisenbergMcGuire-PT-07
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16218.268 | 3600000.00 | 6956646.00 | 19627.80 | ???T?F?T????T?T? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r518-tall-167987244300250.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is EisenbergMcGuire-PT-07, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r518-tall-167987244300250
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.6M
-rw-r--r-- 1 mcc users 6.5K Mar 23 15:23 CTLCardinality.txt
-rw-r--r-- 1 mcc users 64K Mar 23 15:23 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.3K Mar 23 15:21 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K Mar 23 15:21 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.9K Mar 23 07:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Mar 23 07:07 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Mar 23 07:07 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Mar 23 07:07 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Mar 26 22:42 NewModel
-rw-r--r-- 1 mcc users 17K Mar 23 15:24 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 176K Mar 23 15:24 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.9K Mar 23 15:23 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 55K Mar 23 15:23 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 23 07:07 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Mar 23 07:07 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 26 22:42 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 26 22:42 instance
-rw-r--r-- 1 mcc users 6 Mar 26 22:42 iscolored
-rw-r--r-- 1 mcc users 1.1M Mar 26 22:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-00
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-01
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-02
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-03
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-04
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-05
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-06
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-07
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-08
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-09
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-10
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-11
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-12
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-13
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-14
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679924624650
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=EisenbergMcGuire-PT-07
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT EisenbergMcGuire-PT-07
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA EisenbergMcGuire-PT-07-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA EisenbergMcGuire-PT-07-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA EisenbergMcGuire-PT-07-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA EisenbergMcGuire-PT-07-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA EisenbergMcGuire-PT-07-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393232 kB
MemFree: 14619676 kB
After kill :
MemTotal: 16393232 kB
MemFree: 16269768 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 26 (type CNST) for 25 EisenbergMcGuire-PT-07-CTLFireability-07
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 59 (type CNST) for 58 EisenbergMcGuire-PT-07-CTLFireability-14
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 59 (type CNST) for EisenbergMcGuire-PT-07-CTLFireability-14
lola: result : true
lola: FINISHED task # 26 (type CNST) for EisenbergMcGuire-PT-07-CTLFireability-07
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:666
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:662
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 20 (type EXCL) for 19 EisenbergMcGuire-PT-07-CTLFireability-05
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 20 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-05
lola: result : false
lola: markings : 58925
lola: fired transitions : 128580
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 56 (type EXCL) for 51 EisenbergMcGuire-PT-07-CTLFireability-13
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 69 (type FNDP) for 48 EisenbergMcGuire-PT-07-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 70 (type EQUN) for 48 EisenbergMcGuire-PT-07-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 72 (type SRCH) for 48 EisenbergMcGuire-PT-07-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 72 (type SRCH) for EisenbergMcGuire-PT-07-CTLFireability-12
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 67 (type FNDP) for 22 EisenbergMcGuire-PT-07-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/CTLFireability-70.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 3/211 3/32 EisenbergMcGuire-PT-07-CTLFireability-13 381719 m, 76343 m/sec, 1192956 t fired, .
67 EF FNDP 3/1798 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 194902 t fired, 1 attempts, .
69 EF FNDP 3/1798 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 176910 t fired, 1 attempts, .
70 EF STEQ 3/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 6 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 8/211 7/32 EisenbergMcGuire-PT-07-CTLFireability-13 997580 m, 123172 m/sec, 3208719 t fired, .
67 EF FNDP 8/1795 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 575214 t fired, 1 attempts, .
69 EF FNDP 8/1795 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 527098 t fired, 1 attempts, .
70 EF STEQ 8/3594 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 11 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
sara: warning, failure of lp_solve (at job 1551)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 13/211 12/32 EisenbergMcGuire-PT-07-CTLFireability-13 1653369 m, 131157 m/sec, 5414381 t fired, .
67 EF FNDP 13/1790 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 953023 t fired, 1 attempts, .
69 EF FNDP 13/1790 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 902590 t fired, 1 attempts, .
70 EF STEQ 13/3589 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 16 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 18/211 16/32 EisenbergMcGuire-PT-07-CTLFireability-13 2276568 m, 124639 m/sec, 7555947 t fired, .
67 EF FNDP 18/1785 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 1320044 t fired, 2 attempts, .
69 EF FNDP 18/1785 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 1274795 t fired, 2 attempts, .
70 EF STEQ 18/3584 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 21 secs. Pages in use: 16
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 23/211 20/32 EisenbergMcGuire-PT-07-CTLFireability-13 2880518 m, 120790 m/sec, 9644209 t fired, .
67 EF FNDP 23/1780 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 1674158 t fired, 2 attempts, .
69 EF FNDP 23/1780 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 1640124 t fired, 2 attempts, .
70 EF STEQ 23/3579 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 26 secs. Pages in use: 20
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 28/211 24/32 EisenbergMcGuire-PT-07-CTLFireability-13 3467688 m, 117434 m/sec, 11693665 t fired, .
67 EF FNDP 28/1775 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 2031629 t fired, 3 attempts, .
69 EF FNDP 28/1775 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 1980859 t fired, 2 attempts, .
70 EF STEQ 28/3574 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 31 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 33/211 28/32 EisenbergMcGuire-PT-07-CTLFireability-13 4072068 m, 120876 m/sec, 13820402 t fired, .
67 EF FNDP 33/1770 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 2385085 t fired, 3 attempts, .
69 EF FNDP 33/1770 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 2321567 t fired, 3 attempts, .
70 EF STEQ 33/3569 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 36 secs. Pages in use: 28
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 38/211 32/32 EisenbergMcGuire-PT-07-CTLFireability-13 4659511 m, 117488 m/sec, 15912458 t fired, .
67 EF FNDP 38/1765 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 2731938 t fired, 3 attempts, .
69 EF FNDP 38/1765 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 2655165 t fired, 3 attempts, .
70 EF STEQ 38/3564 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 41 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 56 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 43/1760 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 3070431 t fired, 4 attempts, .
69 EF FNDP 43/1760 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 2985712 t fired, 3 attempts, .
70 EF STEQ 43/3559 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 46 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL) for 51 EisenbergMcGuire-PT-07-CTLFireability-13
lola: time limit : 222 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-13
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 EisenbergMcGuire-PT-07-CTLFireability-11
lola: time limit : 236 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/236 7/32 EisenbergMcGuire-PT-07-CTLFireability-11 942567 m, 188513 m/sec, 2129399 t fired, .
67 EF FNDP 48/1755 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 3396915 t fired, 4 attempts, .
69 EF FNDP 48/1755 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 3317870 t fired, 4 attempts, .
70 EF STEQ 48/3554 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 51 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 10/236 12/32 EisenbergMcGuire-PT-07-CTLFireability-11 1782951 m, 168076 m/sec, 4098243 t fired, .
67 EF FNDP 53/1750 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 3720933 t fired, 4 attempts, .
69 EF FNDP 53/1750 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 3643523 t fired, 4 attempts, .
70 EF STEQ 53/3549 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 56 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 15/236 18/32 EisenbergMcGuire-PT-07-CTLFireability-11 2575704 m, 158550 m/sec, 6030221 t fired, .
67 EF FNDP 58/1745 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 4046506 t fired, 5 attempts, .
69 EF FNDP 58/1745 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 3966294 t fired, 4 attempts, .
70 EF STEQ 58/3544 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 61 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 20/236 23/32 EisenbergMcGuire-PT-07-CTLFireability-11 3338946 m, 152648 m/sec, 7926881 t fired, .
67 EF FNDP 63/1740 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 4369710 t fired, 5 attempts, .
69 EF FNDP 63/1740 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 4286989 t fired, 5 attempts, .
70 EF STEQ 63/3539 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 66 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 25/236 28/32 EisenbergMcGuire-PT-07-CTLFireability-11 4077955 m, 147801 m/sec, 9786500 t fired, .
67 EF FNDP 68/1735 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 4691270 t fired, 5 attempts, .
69 EF FNDP 68/1735 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 4604691 t fired, 5 attempts, .
70 EF STEQ 68/3534 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 46 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 73/1730 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 5012735 t fired, 6 attempts, .
69 EF FNDP 73/1730 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 4919770 t fired, 5 attempts, .
70 EF STEQ 73/3529 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 EisenbergMcGuire-PT-07-CTLFireability-10
lola: time limit : 251 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/251 7/32 EisenbergMcGuire-PT-07-CTLFireability-10 937057 m, 187411 m/sec, 2069793 t fired, .
67 EF FNDP 78/1725 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 5315825 t fired, 6 attempts, .
69 EF FNDP 78/1725 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 5234721 t fired, 6 attempts, .
70 EF STEQ 78/3524 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/251 13/32 EisenbergMcGuire-PT-07-CTLFireability-10 1795895 m, 171767 m/sec, 4097823 t fired, .
67 EF FNDP 83/1720 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 5633748 t fired, 6 attempts, .
69 EF FNDP 83/1720 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 5545270 t fired, 6 attempts, .
70 EF STEQ 83/3519 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/251 18/32 EisenbergMcGuire-PT-07-CTLFireability-10 2590240 m, 158869 m/sec, 6035721 t fired, .
67 EF FNDP 88/1715 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 5952896 t fired, 6 attempts, .
69 EF FNDP 88/1715 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 5854485 t fired, 6 attempts, .
70 EF STEQ 88/3514 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/251 23/32 EisenbergMcGuire-PT-07-CTLFireability-10 3376735 m, 157299 m/sec, 7982054 t fired, .
67 EF FNDP 93/1710 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 6271759 t fired, 7 attempts, .
69 EF FNDP 93/1710 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 6162605 t fired, 7 attempts, .
70 EF STEQ 93/3509 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/251 28/32 EisenbergMcGuire-PT-07-CTLFireability-10 4157596 m, 156172 m/sec, 9950784 t fired, .
67 EF FNDP 98/1705 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 6590042 t fired, 7 attempts, .
69 EF FNDP 98/1705 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 6470314 t fired, 7 attempts, .
70 EF STEQ 98/3504 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 103/1700 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 6907788 t fired, 7 attempts, .
69 EF FNDP 103/1700 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 6776892 t fired, 7 attempts, .
70 EF STEQ 103/3499 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 35 EisenbergMcGuire-PT-07-CTLFireability-09
lola: time limit : 268 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-09
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 28 EisenbergMcGuire-PT-07-CTLFireability-08
lola: time limit : 291 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 5/291 7/32 EisenbergMcGuire-PT-07-CTLFireability-08 975434 m, 195086 m/sec, 2163517 t fired, .
67 EF FNDP 108/1695 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 7224384 t fired, 8 attempts, .
69 EF FNDP 108/1695 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 7083803 t fired, 8 attempts, .
70 EF STEQ 108/3494 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 10/291 13/32 EisenbergMcGuire-PT-07-CTLFireability-08 1838368 m, 172586 m/sec, 4202368 t fired, .
67 EF FNDP 113/1690 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 7540629 t fired, 8 attempts, .
69 EF FNDP 113/1690 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 7389389 t fired, 8 attempts, .
70 EF STEQ 113/3489 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 15/291 18/32 EisenbergMcGuire-PT-07-CTLFireability-08 2660737 m, 164473 m/sec, 6202948 t fired, .
67 EF FNDP 118/1685 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 7855948 t fired, 8 attempts, .
69 EF FNDP 118/1685 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 7695722 t fired, 8 attempts, .
70 EF STEQ 118/3484 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 20/291 24/32 EisenbergMcGuire-PT-07-CTLFireability-08 3462579 m, 160368 m/sec, 8187554 t fired, .
67 EF FNDP 123/1680 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 8169954 t fired, 9 attempts, .
69 EF FNDP 123/1680 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 8001719 t fired, 9 attempts, .
70 EF STEQ 123/3479 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 25/291 29/32 EisenbergMcGuire-PT-07-CTLFireability-08 4235897 m, 154663 m/sec, 10141406 t fired, .
67 EF FNDP 128/1675 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 8483456 t fired, 9 attempts, .
69 EF FNDP 128/1675 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 8308242 t fired, 9 attempts, .
70 EF STEQ 128/3474 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 33 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 133/1670 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 8795836 t fired, 9 attempts, .
69 EF FNDP 133/1670 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 8613533 t fired, 9 attempts, .
70 EF STEQ 133/3469 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 15 (type EXCL) for 12 EisenbergMcGuire-PT-07-CTLFireability-04
lola: time limit : 314 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 5/314 4/32 EisenbergMcGuire-PT-07-CTLFireability-04 501088 m, 100217 m/sec, 2256259 t fired, .
67 EF FNDP 138/1665 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 9108083 t fired, 10 attempts, .
69 EF FNDP 138/1665 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 8917330 t fired, 9 attempts, .
70 EF STEQ 138/3464 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 10/314 6/32 EisenbergMcGuire-PT-07-CTLFireability-04 846397 m, 69061 m/sec, 4490019 t fired, .
67 EF FNDP 143/1660 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 9419722 t fired, 10 attempts, .
69 EF FNDP 143/1660 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 9220505 t fired, 10 attempts, .
70 EF STEQ 143/3459 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 15/314 8/32 EisenbergMcGuire-PT-07-CTLFireability-04 1142393 m, 59199 m/sec, 6672681 t fired, .
67 EF FNDP 148/1655 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 9729985 t fired, 10 attempts, .
69 EF FNDP 148/1655 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 9524466 t fired, 10 attempts, .
70 EF STEQ 148/3454 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 20/314 10/32 EisenbergMcGuire-PT-07-CTLFireability-04 1448791 m, 61279 m/sec, 8827859 t fired, .
67 EF FNDP 153/1650 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 10040222 t fired, 11 attempts, .
69 EF FNDP 153/1650 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 9827260 t fired, 10 attempts, .
70 EF STEQ 153/3449 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 25/314 12/32 EisenbergMcGuire-PT-07-CTLFireability-04 1758985 m, 62038 m/sec, 10976244 t fired, .
67 EF FNDP 158/1645 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 10349582 t fired, 11 attempts, .
69 EF FNDP 158/1645 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 10130166 t fired, 11 attempts, .
70 EF STEQ 158/3444 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 30/314 14/32 EisenbergMcGuire-PT-07-CTLFireability-04 2054204 m, 59043 m/sec, 13111385 t fired, .
67 EF FNDP 163/1640 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 10660240 t fired, 11 attempts, .
69 EF FNDP 163/1640 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 10432861 t fired, 11 attempts, .
70 EF STEQ 163/3439 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 35/314 15/32 EisenbergMcGuire-PT-07-CTLFireability-04 2320237 m, 53206 m/sec, 15233228 t fired, .
67 EF FNDP 168/1635 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 10970020 t fired, 11 attempts, .
69 EF FNDP 168/1635 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 10735056 t fired, 11 attempts, .
70 EF STEQ 168/3434 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 40/314 17/32 EisenbergMcGuire-PT-07-CTLFireability-04 2581506 m, 52253 m/sec, 17352834 t fired, .
67 EF FNDP 173/1630 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 11279883 t fired, 12 attempts, .
69 EF FNDP 173/1630 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 11037402 t fired, 12 attempts, .
70 EF STEQ 173/3429 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 45/314 19/32 EisenbergMcGuire-PT-07-CTLFireability-04 2828483 m, 49395 m/sec, 19471649 t fired, .
67 EF FNDP 178/1625 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 11590160 t fired, 12 attempts, .
69 EF FNDP 178/1625 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 11339681 t fired, 12 attempts, .
70 EF STEQ 178/3424 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 50/314 20/32 EisenbergMcGuire-PT-07-CTLFireability-04 3098602 m, 54023 m/sec, 21543237 t fired, .
67 EF FNDP 183/1620 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 11900403 t fired, 12 attempts, .
69 EF FNDP 183/1620 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 11642127 t fired, 12 attempts, .
70 EF STEQ 183/3419 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 55/314 22/32 EisenbergMcGuire-PT-07-CTLFireability-04 3347111 m, 49701 m/sec, 23623442 t fired, .
67 EF FNDP 188/1615 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 12210875 t fired, 13 attempts, .
69 EF FNDP 188/1615 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 11942311 t fired, 12 attempts, .
70 EF STEQ 188/3414 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 60/314 24/32 EisenbergMcGuire-PT-07-CTLFireability-04 3613256 m, 53229 m/sec, 25674879 t fired, .
67 EF FNDP 193/1610 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 12521892 t fired, 13 attempts, .
69 EF FNDP 193/1610 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 12242296 t fired, 13 attempts, .
70 EF STEQ 193/3409 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 65/314 25/32 EisenbergMcGuire-PT-07-CTLFireability-04 3846217 m, 46592 m/sec, 27767981 t fired, .
67 EF FNDP 198/1605 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 12833035 t fired, 13 attempts, .
69 EF FNDP 198/1605 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 12542071 t fired, 13 attempts, .
70 EF STEQ 198/3404 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 70/314 27/32 EisenbergMcGuire-PT-07-CTLFireability-04 4100611 m, 50878 m/sec, 29815861 t fired, .
67 EF FNDP 203/1600 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 13147048 t fired, 14 attempts, .
69 EF FNDP 203/1600 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 12845365 t fired, 13 attempts, .
70 EF STEQ 203/3399 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 206 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 75/314 28/32 EisenbergMcGuire-PT-07-CTLFireability-04 4333389 m, 46555 m/sec, 31857600 t fired, .
67 EF FNDP 208/1595 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 13461697 t fired, 14 attempts, .
69 EF FNDP 208/1595 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 13149784 t fired, 14 attempts, .
70 EF STEQ 208/3394 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 211 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 80/314 29/32 EisenbergMcGuire-PT-07-CTLFireability-04 4537675 m, 40857 m/sec, 33753925 t fired, .
67 EF FNDP 213/1590 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 13775793 t fired, 14 attempts, .
69 EF FNDP 213/1590 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 13441416 t fired, 14 attempts, .
70 EF STEQ 213/3389 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 216 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 85/314 31/32 EisenbergMcGuire-PT-07-CTLFireability-04 4737964 m, 40057 m/sec, 35544710 t fired, .
67 EF FNDP 218/1585 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 14088538 t fired, 15 attempts, .
69 EF FNDP 218/1585 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 13733703 t fired, 14 attempts, .
70 EF STEQ 218/3384 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 221 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 90/314 32/32 EisenbergMcGuire-PT-07-CTLFireability-04 4973150 m, 47037 m/sec, 37547258 t fired, .
67 EF FNDP 223/1580 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 14402623 t fired, 15 attempts, .
69 EF FNDP 223/1580 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 14038242 t fired, 15 attempts, .
70 EF STEQ 223/3379 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 226 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 15 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 228/1575 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 14717219 t fired, 15 attempts, .
69 EF FNDP 228/1575 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 14342951 t fired, 15 attempts, .
70 EF STEQ 228/3374 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 231 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 EisenbergMcGuire-PT-07-CTLFireability-03
lola: time limit : 336 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-03
lola: result : true
lola: markings : 729
lola: fired transitions : 1128
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 EisenbergMcGuire-PT-07-CTLFireability-02
lola: time limit : 374 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/374 7/32 EisenbergMcGuire-PT-07-CTLFireability-02 967582 m, 193516 m/sec, 2142689 t fired, .
67 EF FNDP 233/1570 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 15030514 t fired, 16 attempts, .
69 EF FNDP 233/1570 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 14646930 t fired, 15 attempts, .
70 EF STEQ 233/3369 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 236 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/374 13/32 EisenbergMcGuire-PT-07-CTLFireability-02 1818660 m, 170215 m/sec, 4153405 t fired, .
67 EF FNDP 238/1565 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 15343561 t fired, 16 attempts, .
69 EF FNDP 238/1565 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 14951021 t fired, 15 attempts, .
70 EF STEQ 238/3364 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 241 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/374 18/32 EisenbergMcGuire-PT-07-CTLFireability-02 2623280 m, 160924 m/sec, 6117340 t fired, .
67 EF FNDP 243/1560 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 15656583 t fired, 16 attempts, .
69 EF FNDP 243/1560 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 15255260 t fired, 16 attempts, .
70 EF STEQ 243/3359 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 246 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/374 23/32 EisenbergMcGuire-PT-07-CTLFireability-02 3406717 m, 156687 m/sec, 8058737 t fired, .
67 EF FNDP 248/1555 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 15969664 t fired, 16 attempts, .
69 EF FNDP 248/1555 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 15513796 t fired, 16 attempts, .
70 EF STEQ 248/3354 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 251 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/374 28/32 EisenbergMcGuire-PT-07-CTLFireability-02 4165466 m, 151749 m/sec, 9970483 t fired, .
67 EF FNDP 253/1550 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 16274242 t fired, 17 attempts, .
69 EF FNDP 253/1550 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 15788827 t fired, 16 attempts, .
70 EF STEQ 253/3349 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 256 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 258/1545 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 16587465 t fired, 17 attempts, .
69 EF FNDP 258/1545 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 16092221 t fired, 17 attempts, .
70 EF STEQ 258/3344 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 261 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 EisenbergMcGuire-PT-07-CTLFireability-01
lola: time limit : 417 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/417 4/32 EisenbergMcGuire-PT-07-CTLFireability-01 497517 m, 99503 m/sec, 2055968 t fired, .
67 EF FNDP 263/1540 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 16898269 t fired, 17 attempts, .
69 EF FNDP 263/1540 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 16396046 t fired, 17 attempts, .
70 EF STEQ 263/3339 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 266 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/417 7/32 EisenbergMcGuire-PT-07-CTLFireability-01 966351 m, 93766 m/sec, 4073746 t fired, .
67 EF FNDP 268/1535 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 17210732 t fired, 18 attempts, .
69 EF FNDP 268/1535 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 16700096 t fired, 17 attempts, .
70 EF STEQ 268/3334 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 271 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/417 10/32 EisenbergMcGuire-PT-07-CTLFireability-01 1420028 m, 90735 m/sec, 6036470 t fired, .
67 EF FNDP 273/1530 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 17523474 t fired, 18 attempts, .
69 EF FNDP 273/1530 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 17003860 t fired, 18 attempts, .
70 EF STEQ 273/3329 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 276 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/417 13/32 EisenbergMcGuire-PT-07-CTLFireability-01 1858721 m, 87738 m/sec, 7968681 t fired, .
67 EF FNDP 278/1525 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 17832364 t fired, 18 attempts, .
69 EF FNDP 278/1525 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 17307520 t fired, 18 attempts, .
70 EF STEQ 278/3324 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 281 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/417 16/32 EisenbergMcGuire-PT-07-CTLFireability-01 2299262 m, 88108 m/sec, 9917280 t fired, .
67 EF FNDP 283/1520 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 18144590 t fired, 19 attempts, .
69 EF FNDP 283/1520 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 17610867 t fired, 18 attempts, .
70 EF STEQ 283/3319 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 286 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/417 19/32 EisenbergMcGuire-PT-07-CTLFireability-01 2729988 m, 86145 m/sec, 11832413 t fired, .
67 EF FNDP 288/1515 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 18456945 t fired, 19 attempts, .
69 EF FNDP 288/1515 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 17915258 t fired, 18 attempts, .
70 EF STEQ 288/3314 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 291 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/417 22/32 EisenbergMcGuire-PT-07-CTLFireability-01 3160734 m, 86149 m/sec, 13752909 t fired, .
67 EF FNDP 293/1510 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 18768632 t fired, 19 attempts, .
69 EF FNDP 293/1510 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 18218617 t fired, 19 attempts, .
70 EF STEQ 293/3309 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 296 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/417 24/32 EisenbergMcGuire-PT-07-CTLFireability-01 3583915 m, 84636 m/sec, 15659732 t fired, .
67 EF FNDP 298/1505 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 19080941 t fired, 20 attempts, .
69 EF FNDP 298/1505 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 18521676 t fired, 19 attempts, .
70 EF STEQ 298/3304 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 301 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/417 27/32 EisenbergMcGuire-PT-07-CTLFireability-01 4004217 m, 84060 m/sec, 17557445 t fired, .
67 EF FNDP 303/1500 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 19392639 t fired, 20 attempts, .
69 EF FNDP 303/1500 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 18824473 t fired, 19 attempts, .
70 EF STEQ 303/3299 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 306 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/417 30/32 EisenbergMcGuire-PT-07-CTLFireability-01 4422604 m, 83677 m/sec, 19459949 t fired, .
67 EF FNDP 308/1495 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 19704459 t fired, 20 attempts, .
69 EF FNDP 308/1495 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 19127474 t fired, 20 attempts, .
70 EF STEQ 308/3294 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 311 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 313/1490 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 20016462 t fired, 21 attempts, .
69 EF FNDP 313/1490 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 19430318 t fired, 20 attempts, .
70 EF STEQ 313/3289 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 316 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 73 (type EXCL) for 22 EisenbergMcGuire-PT-07-CTLFireability-06
lola: time limit : 469 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 318/1485 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 20328450 t fired, 21 attempts, .
69 EF FNDP 318/1485 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 19734338 t fired, 20 attempts, .
70 EF STEQ 318/3284 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
73 EF EXCL 5/469 2/32 EisenbergMcGuire-PT-07-CTLFireability-06 266628 m, 53325 m/sec, 518785 t fired, .
Time elapsed: 321 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 323/1480 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 20640146 t fired, 21 attempts, .
69 EF FNDP 323/1480 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 20038268 t fired, 21 attempts, .
70 EF STEQ 323/3279 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
73 EF EXCL 10/469 3/32 EisenbergMcGuire-PT-07-CTLFireability-06 530863 m, 52847 m/sec, 1039879 t fired, .
Time elapsed: 326 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 328/1475 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 20951893 t fired, 21 attempts, .
69 EF FNDP 328/1475 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 20340908 t fired, 21 attempts, .
70 EF STEQ 328/3274 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
73 EF EXCL 15/469 5/32 EisenbergMcGuire-PT-07-CTLFireability-06 790477 m, 51922 m/sec, 1560779 t fired, .
Time elapsed: 331 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 333/1470 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 21263219 t fired, 22 attempts, .
69 EF FNDP 333/1470 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 20644262 t fired, 21 attempts, .
70 EF STEQ 333/3269 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
73 EF EXCL 20/469 6/32 EisenbergMcGuire-PT-07-CTLFireability-06 1052949 m, 52494 m/sec, 2078372 t fired, .
Time elapsed: 336 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 338/1465 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 21574271 t fired, 22 attempts, .
69 EF FNDP 338/1465 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 20946493 t fired, 21 attempts, .
70 EF STEQ 338/3264 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
73 EF EXCL 25/469 7/32 EisenbergMcGuire-PT-07-CTLFireability-06 1314178 m, 52245 m/sec, 2597249 t fired, .
Time elapsed: 341 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 343/1460 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 21886328 t fired, 22 attempts, .
69 EF FNDP 343/1460 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 21249611 t fired, 22 attempts, .
70 EF STEQ 343/3259 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
73 EF EXCL 30/469 8/32 EisenbergMcGuire-PT-07-CTLFireability-06 1575852 m, 52334 m/sec, 3114625 t fired, .
Time elapsed: 346 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 348/1455 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 22197650 t fired, 23 attempts, .
69 EF FNDP 348/1455 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 21552677 t fired, 22 attempts, .
70 EF STEQ 348/3254 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
73 EF EXCL 35/469 10/32 EisenbergMcGuire-PT-07-CTLFireability-06 1831277 m, 51085 m/sec, 3636004 t fired, .
Time elapsed: 351 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 353/1450 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 22509135 t fired, 23 attempts, .
69 EF FNDP 353/1450 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 21856356 t fired, 22 attempts, .
70 EF STEQ 353/3249 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
73 EF EXCL 40/469 11/32 EisenbergMcGuire-PT-07-CTLFireability-06 2087318 m, 51208 m/sec, 4157983 t fired, .
Time elapsed: 356 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 358/1445 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 22820925 t fired, 23 attempts, .
69 EF FNDP 358/1445 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 22159980 t fired, 23 attempts, .
70 EF STEQ 358/3244 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
73 EF EXCL 45/469 12/32 EisenbergMcGuire-PT-07-CTLFireability-06 2342823 m, 51101 m/sec, 4676556 t fired, .
Time elapsed: 361 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 363/1440 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 23133030 t fired, 24 attempts, .
69 EF FNDP 363/1440 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 22463168 t fired, 23 attempts, .
70 EF STEQ 363/3239 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
73 EF EXCL 50/469 13/32 EisenbergMcGuire-PT-07-CTLFireability-06 2600956 m, 51626 m/sec, 5194055 t fired, .
Time elapsed: 366 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 368/1435 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 23444908 t fired, 24 attempts, .
69 EF FNDP 368/1435 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 22766605 t fired, 23 attempts, .
70 EF STEQ 368/3234 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
73 EF EXCL 55/469 15/32 EisenbergMcGuire-PT-07-CTLFireability-06 2855337 m, 50876 m/sec, 5716839 t fired, .
Time elapsed: 371 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 373/1430 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 23754039 t fired, 24 attempts, .
69 EF FNDP 373/1430 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 23066248 t fired, 24 attempts, .
70 EF STEQ 373/3229 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
73 EF EXCL 60/469 16/32 EisenbergMcGuire-PT-07-CTLFireability-06 3111986 m, 51329 m/sec, 6240988 t fired, .
Time elapsed: 376 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 378/1425 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 24061968 t fired, 25 attempts, .
69 EF FNDP 378/1425 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 23365431 t fired, 24 attempts, .
70 EF STEQ 378/3224 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
73 EF EXCL 65/469 17/32 EisenbergMcGuire-PT-07-CTLFireability-06 3366921 m, 50987 m/sec, 6767086 t fired, .
Time elapsed: 381 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 383/1420 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 24369096 t fired, 25 attempts, .
69 EF FNDP 383/1420 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 23664514 t fired, 24 attempts, .
70 EF STEQ 383/3219 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
73 EF EXCL 70/469 18/32 EisenbergMcGuire-PT-07-CTLFireability-06 3622049 m, 51025 m/sec, 7292296 t fired, .
Time elapsed: 386 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 388/1415 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 24676664 t fired, 25 attempts, .
69 EF FNDP 388/1415 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 23963292 t fired, 24 attempts, .
70 EF STEQ 388/3214 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
73 EF EXCL 75/469 20/32 EisenbergMcGuire-PT-07-CTLFireability-06 3876270 m, 50844 m/sec, 7818960 t fired, .
Time elapsed: 391 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 393/1410 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 24984865 t fired, 25 attempts, .
69 EF FNDP 393/1410 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 24263229 t fired, 25 attempts, .
70 EF STEQ 393/3209 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
73 EF EXCL 80/469 21/32 EisenbergMcGuire-PT-07-CTLFireability-06 4130957 m, 50937 m/sec, 8341665 t fired, .
Time elapsed: 396 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 398/1405 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 25293113 t fired, 26 attempts, .
69 EF FNDP 398/1405 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 24563356 t fired, 25 attempts, .
70 EF STEQ 398/3204 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
73 EF EXCL 85/469 22/32 EisenbergMcGuire-PT-07-CTLFireability-06 4387902 m, 51389 m/sec, 8863578 t fired, .
Time elapsed: 401 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 403/1400 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 25601797 t fired, 26 attempts, .
69 EF FNDP 403/1400 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 24862865 t fired, 25 attempts, .
70 EF STEQ 403/3199 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
73 EF EXCL 90/469 23/32 EisenbergMcGuire-PT-07-CTLFireability-06 4645468 m, 51513 m/sec, 9388171 t fired, .
Time elapsed: 406 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 408/1395 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 25910334 t fired, 26 attempts, .
69 EF FNDP 408/1395 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 25163110 t fired, 26 attempts, .
70 EF STEQ 408/3194 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
73 EF EXCL 95/469 24/32 EisenbergMcGuire-PT-07-CTLFireability-06 4901431 m, 51192 m/sec, 9912713 t fired, .
Time elapsed: 411 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 413/1390 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 26218681 t fired, 27 attempts, .
69 EF FNDP 413/1390 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 25463682 t fired, 26 attempts, .
70 EF STEQ 413/3189 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
73 EF EXCL 100/469 26/32 EisenbergMcGuire-PT-07-CTLFireability-06 5156488 m, 51011 m/sec, 10439006 t fired, .
Time elapsed: 416 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 418/1385 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 26527060 t fired, 27 attempts, .
69 EF FNDP 418/1385 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 25763666 t fired, 26 attempts, .
70 EF STEQ 418/3184 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
73 EF EXCL 105/469 27/32 EisenbergMcGuire-PT-07-CTLFireability-06 5414355 m, 51573 m/sec, 10965792 t fired, .
Time elapsed: 421 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 423/1380 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 26837002 t fired, 27 attempts, .
69 EF FNDP 423/1380 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 26063861 t fired, 27 attempts, .
70 EF STEQ 423/3179 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
73 EF EXCL 110/469 28/32 EisenbergMcGuire-PT-07-CTLFireability-06 5670576 m, 51244 m/sec, 11489860 t fired, .
Time elapsed: 426 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 428/1375 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 27145851 t fired, 28 attempts, .
69 EF FNDP 428/1375 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 26364211 t fired, 27 attempts, .
70 EF STEQ 428/3174 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
73 EF EXCL 115/469 29/32 EisenbergMcGuire-PT-07-CTLFireability-06 5927119 m, 51308 m/sec, 12016592 t fired, .
Time elapsed: 431 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 433/1370 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 27455265 t fired, 28 attempts, .
69 EF FNDP 433/1370 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 26664601 t fired, 27 attempts, .
70 EF STEQ 433/3169 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
73 EF EXCL 120/469 31/32 EisenbergMcGuire-PT-07-CTLFireability-06 6186290 m, 51834 m/sec, 12543146 t fired, .
Time elapsed: 436 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 438/1365 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 27763478 t fired, 28 attempts, .
69 EF FNDP 438/1365 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 26964114 t fired, 27 attempts, .
70 EF STEQ 438/3164 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
73 EF EXCL 125/469 32/32 EisenbergMcGuire-PT-07-CTLFireability-06 6445183 m, 51778 m/sec, 13068360 t fired, .
Time elapsed: 441 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 73 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 443/1360 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 28072441 t fired, 29 attempts, .
69 EF FNDP 443/1360 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 27264457 t fired, 28 attempts, .
70 EF STEQ 443/3159 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 446 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 65 (type EXCL) for 12 EisenbergMcGuire-PT-07-CTLFireability-04
lola: time limit : 525 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 5/525 2/32 EisenbergMcGuire-PT-07-CTLFireability-04 155266 m, 31053 m/sec, 323817 t fired, .
67 EF FNDP 448/1355 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 28382735 t fired, 29 attempts, .
69 EF FNDP 448/1355 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 27565926 t fired, 28 attempts, .
70 EF STEQ 448/3154 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 451 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 10/525 3/32 EisenbergMcGuire-PT-07-CTLFireability-04 313206 m, 31588 m/sec, 673130 t fired, .
67 EF FNDP 453/1350 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 28692618 t fired, 29 attempts, .
69 EF FNDP 453/1350 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 27866751 t fired, 28 attempts, .
70 EF STEQ 453/3149 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 456 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 15/525 4/32 EisenbergMcGuire-PT-07-CTLFireability-04 472223 m, 31803 m/sec, 1035741 t fired, .
67 EF FNDP 458/1345 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 29002744 t fired, 30 attempts, .
69 EF FNDP 458/1345 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 28167989 t fired, 29 attempts, .
70 EF STEQ 458/3144 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 461 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 20/525 5/32 EisenbergMcGuire-PT-07-CTLFireability-04 631207 m, 31796 m/sec, 1405691 t fired, .
67 EF FNDP 463/1340 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 29312591 t fired, 30 attempts, .
69 EF FNDP 463/1340 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 28468903 t fired, 29 attempts, .
70 EF STEQ 463/3139 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 466 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 25/525 7/32 EisenbergMcGuire-PT-07-CTLFireability-04 790508 m, 31860 m/sec, 1782424 t fired, .
67 EF FNDP 468/1335 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 29623335 t fired, 30 attempts, .
69 EF FNDP 468/1335 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 28770398 t fired, 29 attempts, .
70 EF STEQ 468/3134 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 471 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 30/525 8/32 EisenbergMcGuire-PT-07-CTLFireability-04 950057 m, 31909 m/sec, 2160719 t fired, .
67 EF FNDP 473/1330 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 29934096 t fired, 30 attempts, .
69 EF FNDP 473/1330 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 29072760 t fired, 30 attempts, .
70 EF STEQ 473/3129 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 476 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 35/525 9/32 EisenbergMcGuire-PT-07-CTLFireability-04 1108727 m, 31734 m/sec, 2542824 t fired, .
67 EF FNDP 478/1325 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 30244543 t fired, 31 attempts, .
69 EF FNDP 478/1325 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 29374858 t fired, 30 attempts, .
70 EF STEQ 478/3124 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 481 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 40/525 10/32 EisenbergMcGuire-PT-07-CTLFireability-04 1266850 m, 31624 m/sec, 2918622 t fired, .
67 EF FNDP 483/1320 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 30555701 t fired, 31 attempts, .
69 EF FNDP 483/1320 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 29676909 t fired, 30 attempts, .
70 EF STEQ 483/3119 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 486 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 45/525 12/32 EisenbergMcGuire-PT-07-CTLFireability-04 1425413 m, 31712 m/sec, 3303995 t fired, .
67 EF FNDP 488/1315 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 30867341 t fired, 31 attempts, .
69 EF FNDP 488/1315 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 29884577 t fired, 30 attempts, .
70 EF STEQ 488/3114 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 491 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 50/525 13/32 EisenbergMcGuire-PT-07-CTLFireability-04 1584172 m, 31751 m/sec, 3686995 t fired, .
67 EF FNDP 493/1310 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 31176794 t fired, 32 attempts, .
69 EF FNDP 493/1310 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 30137720 t fired, 31 attempts, .
70 EF STEQ 493/3109 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 496 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 55/525 14/32 EisenbergMcGuire-PT-07-CTLFireability-04 1742387 m, 31643 m/sec, 4078453 t fired, .
67 EF FNDP 498/1305 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 31485191 t fired, 32 attempts, .
69 EF FNDP 498/1305 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 30394298 t fired, 31 attempts, .
70 EF STEQ 498/3104 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 501 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 60/525 15/32 EisenbergMcGuire-PT-07-CTLFireability-04 1898950 m, 31312 m/sec, 4472777 t fired, .
67 EF FNDP 503/1300 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 31795394 t fired, 32 attempts, .
69 EF FNDP 503/1300 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 30685653 t fired, 31 attempts, .
70 EF STEQ 503/3099 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 506 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 65/525 16/32 EisenbergMcGuire-PT-07-CTLFireability-04 2057788 m, 31767 m/sec, 4867097 t fired, .
67 EF FNDP 508/1295 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 32105402 t fired, 33 attempts, .
69 EF FNDP 508/1295 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 30987655 t fired, 31 attempts, .
70 EF STEQ 508/3094 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 511 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 70/525 18/32 EisenbergMcGuire-PT-07-CTLFireability-04 2216321 m, 31706 m/sec, 5267439 t fired, .
67 EF FNDP 513/1290 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 32415841 t fired, 33 attempts, .
69 EF FNDP 513/1290 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 31289902 t fired, 32 attempts, .
70 EF STEQ 513/3089 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 516 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 75/525 19/32 EisenbergMcGuire-PT-07-CTLFireability-04 2374019 m, 31539 m/sec, 5663151 t fired, .
67 EF FNDP 518/1285 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 32726788 t fired, 33 attempts, .
69 EF FNDP 518/1285 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 31591659 t fired, 32 attempts, .
70 EF STEQ 518/3084 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 521 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 80/525 20/32 EisenbergMcGuire-PT-07-CTLFireability-04 2531892 m, 31574 m/sec, 6066846 t fired, .
67 EF FNDP 523/1280 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 33034513 t fired, 34 attempts, .
69 EF FNDP 523/1280 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 31881709 t fired, 32 attempts, .
70 EF STEQ 523/3079 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 526 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 85/525 21/32 EisenbergMcGuire-PT-07-CTLFireability-04 2688635 m, 31348 m/sec, 6463657 t fired, .
67 EF FNDP 528/1275 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 33344090 t fired, 34 attempts, .
69 EF FNDP 528/1275 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 32181745 t fired, 33 attempts, .
70 EF STEQ 528/3074 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 531 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 90/525 23/32 EisenbergMcGuire-PT-07-CTLFireability-04 2847453 m, 31763 m/sec, 6862849 t fired, .
67 EF FNDP 533/1270 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 33654629 t fired, 34 attempts, .
69 EF FNDP 533/1270 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 32484051 t fired, 33 attempts, .
70 EF STEQ 533/3069 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 536 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 95/525 24/32 EisenbergMcGuire-PT-07-CTLFireability-04 3002141 m, 30937 m/sec, 7260579 t fired, .
67 EF FNDP 538/1265 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 33967211 t fired, 34 attempts, .
69 EF FNDP 538/1265 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 32788067 t fired, 33 attempts, .
70 EF STEQ 538/3064 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 541 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 100/525 25/32 EisenbergMcGuire-PT-07-CTLFireability-04 3159721 m, 31516 m/sec, 7667420 t fired, .
67 EF FNDP 543/1260 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 34278957 t fired, 35 attempts, .
69 EF FNDP 543/1260 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 33091683 t fired, 34 attempts, .
70 EF STEQ 543/3059 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 546 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 105/525 26/32 EisenbergMcGuire-PT-07-CTLFireability-04 3316740 m, 31403 m/sec, 8069297 t fired, .
67 EF FNDP 548/1255 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 34591348 t fired, 35 attempts, .
69 EF FNDP 548/1255 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 33394658 t fired, 34 attempts, .
70 EF STEQ 548/3054 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 551 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 110/525 27/32 EisenbergMcGuire-PT-07-CTLFireability-04 3473110 m, 31274 m/sec, 8471735 t fired, .
67 EF FNDP 553/1250 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 34903930 t fired, 35 attempts, .
69 EF FNDP 553/1250 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 33697998 t fired, 34 attempts, .
70 EF STEQ 553/3049 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 556 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 115/525 28/32 EisenbergMcGuire-PT-07-CTLFireability-04 3627129 m, 30803 m/sec, 8878493 t fired, .
67 EF FNDP 558/1245 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 35216125 t fired, 36 attempts, .
69 EF FNDP 558/1245 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 34000689 t fired, 35 attempts, .
70 EF STEQ 558/3044 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 561 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 120/525 30/32 EisenbergMcGuire-PT-07-CTLFireability-04 3781179 m, 30810 m/sec, 9278096 t fired, .
67 EF FNDP 563/1240 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 35529235 t fired, 36 attempts, .
69 EF FNDP 563/1240 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 34304843 t fired, 35 attempts, .
70 EF STEQ 563/3039 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 566 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 125/525 31/32 EisenbergMcGuire-PT-07-CTLFireability-04 3936358 m, 31035 m/sec, 9681544 t fired, .
67 EF FNDP 568/1235 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 35843343 t fired, 36 attempts, .
69 EF FNDP 568/1235 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 34609394 t fired, 35 attempts, .
70 EF STEQ 568/3034 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 571 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 130/525 32/32 EisenbergMcGuire-PT-07-CTLFireability-04 4090103 m, 30749 m/sec, 10078794 t fired, .
67 EF FNDP 573/1230 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 36157716 t fired, 37 attempts, .
69 EF FNDP 573/1230 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 34913637 t fired, 35 attempts, .
70 EF STEQ 573/3029 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 576 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 65 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 1 2 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 578/1225 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 36470647 t fired, 37 attempts, .
69 EF FNDP 578/1225 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 35217291 t fired, 36 attempts, .
70 EF STEQ 578/3024 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
Time elapsed: 581 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 71 (type EXCL) for 48 EisenbergMcGuire-PT-07-CTLFireability-12
lola: time limit : 603 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 583/1220 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 36781959 t fired, 37 attempts, .
69 EF FNDP 583/1220 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 35519813 t fired, 36 attempts, .
70 EF STEQ 583/3019 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
71 EF EXCL 5/603 2/32 EisenbergMcGuire-PT-07-CTLFireability-12 261815 m, 52363 m/sec, 518183 t fired, .
Time elapsed: 586 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 588/1215 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 37067323 t fired, 38 attempts, .
69 EF FNDP 588/1215 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 35821853 t fired, 36 attempts, .
70 EF STEQ 588/3014 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
71 EF EXCL 10/603 3/32 EisenbergMcGuire-PT-07-CTLFireability-12 519157 m, 51468 m/sec, 1040269 t fired, .
Time elapsed: 591 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 593/1210 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 37218461 t fired, 38 attempts, .
69 EF FNDP 593/1210 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 36115858 t fired, 37 attempts, .
70 EF STEQ 593/3009 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
71 EF EXCL 15/603 4/32 EisenbergMcGuire-PT-07-CTLFireability-12 683214 m, 32811 m/sec, 1372529 t fired, .
Time elapsed: 596 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 598/1205 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 37371148 t fired, 38 attempts, .
69 EF FNDP 598/1205 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 36415046 t fired, 37 attempts, .
70 EF STEQ 598/3004 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
71 EF EXCL 20/603 5/32 EisenbergMcGuire-PT-07-CTLFireability-12 809041 m, 25165 m/sec, 1630534 t fired, .
Time elapsed: 601 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 603/1200 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 37522568 t fired, 38 attempts, .
69 EF FNDP 603/1200 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 36717925 t fired, 37 attempts, .
70 EF STEQ 603/2999 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
71 EF EXCL 25/603 5/32 EisenbergMcGuire-PT-07-CTLFireability-12 935782 m, 25348 m/sec, 1887924 t fired, .
Time elapsed: 606 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 608/1195 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 37674846 t fired, 38 attempts, .
69 EF FNDP 608/1195 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 37016124 t fired, 38 attempts, .
70 EF STEQ 608/2994 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
71 EF EXCL 30/603 6/32 EisenbergMcGuire-PT-07-CTLFireability-12 1061740 m, 25191 m/sec, 2142605 t fired, .
Time elapsed: 611 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 613/1190 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 37871767 t fired, 38 attempts, .
69 EF FNDP 613/1190 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 37318715 t fired, 38 attempts, .
70 EF STEQ 613/2989 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
71 EF EXCL 35/603 7/32 EisenbergMcGuire-PT-07-CTLFireability-12 1223769 m, 32405 m/sec, 2472998 t fired, .
Time elapsed: 616 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 618/1185 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 38188747 t fired, 39 attempts, .
69 EF FNDP 618/1185 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 37625581 t fired, 38 attempts, .
70 EF STEQ 618/2984 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
71 EF EXCL 40/603 8/32 EisenbergMcGuire-PT-07-CTLFireability-12 1480587 m, 51363 m/sec, 2986505 t fired, .
Time elapsed: 621 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 623/1180 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 38501927 t fired, 39 attempts, .
69 EF FNDP 623/1180 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 37929415 t fired, 38 attempts, .
70 EF STEQ 623/2979 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
71 EF EXCL 45/603 9/32 EisenbergMcGuire-PT-07-CTLFireability-12 1732320 m, 50346 m/sec, 3502365 t fired, .
Time elapsed: 626 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 628/1175 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 38814250 t fired, 39 attempts, .
69 EF FNDP 628/1175 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 38232723 t fired, 39 attempts, .
70 EF STEQ 628/2974 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
71 EF EXCL 50/603 10/32 EisenbergMcGuire-PT-07-CTLFireability-12 1985991 m, 50734 m/sec, 4016213 t fired, .
Time elapsed: 631 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 633/1170 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 39126925 t fired, 40 attempts, .
69 EF FNDP 633/1170 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 38535496 t fired, 39 attempts, .
70 EF STEQ 633/2969 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
71 EF EXCL 55/603 12/32 EisenbergMcGuire-PT-07-CTLFireability-12 2237681 m, 50338 m/sec, 4534873 t fired, .
Time elapsed: 636 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 638/1165 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 39438773 t fired, 40 attempts, .
69 EF FNDP 638/1165 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 38838678 t fired, 39 attempts, .
70 EF STEQ 638/2964 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
71 EF EXCL 60/603 13/32 EisenbergMcGuire-PT-07-CTLFireability-12 2490848 m, 50633 m/sec, 5046287 t fired, .
Time elapsed: 641 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 643/1160 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 39751004 t fired, 40 attempts, .
69 EF FNDP 643/1160 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 39142585 t fired, 40 attempts, .
70 EF STEQ 643/2959 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
71 EF EXCL 65/603 14/32 EisenbergMcGuire-PT-07-CTLFireability-12 2742443 m, 50319 m/sec, 5559731 t fired, .
Time elapsed: 646 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 2 1 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 648/1155 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 40063483 t fired, 41 attempts, .
69 EF FNDP 648/1155 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 39446077 t fired, 40 attempts, .
70 EF STEQ 648/2954 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
71 EF EXCL 70/603 15/32 EisenbergMcGuire-PT-07-CTLFireability-12 2994432 m, 50397 m/sec, 6075019 t fired, .
Time elapsed: 651 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 71 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-12
lola: result : true
lola: markings : 3234641
lola: fired transitions : 6563652
lola: time used : 75.000000
lola: memory pages used : 16
lola: CANCELED task # 69 (type FNDP) for EisenbergMcGuire-PT-07-CTLFireability-12 (obsolete)
lola: CANCELED task # 70 (type EQUN) for EisenbergMcGuire-PT-07-CTLFireability-12 (obsolete)
lola: LAUNCH task # 31 (type EXCL) for 28 EisenbergMcGuire-PT-07-CTLFireability-08
lola: time limit : 736 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 68 (type EQUN) for 22 EisenbergMcGuire-PT-07-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 74 (type SRCH) for 22 EisenbergMcGuire-PT-07-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 69 (type FNDP) for EisenbergMcGuire-PT-07-CTLFireability-12
lola: result : unknown
lola: fired transitions : 39735108
lola: tried executions : 41
lola: time used : 653.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 74 (type SRCH) for EisenbergMcGuire-PT-07-CTLFireability-06
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 31 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-08
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 EisenbergMcGuire-PT-07-CTLFireability-00
lola: time limit : 981 sec
lola: memory limit: 32 pages
sara: try reading problem file /home/mcc/execution/CTLFireability-68.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 0/981 1/32 EisenbergMcGuire-PT-07-CTLFireability-00 23573 m, 4714 m/sec, 88323 t fired, .
67 EF FNDP 653/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 40372355 t fired, 41 attempts, .
68 EF STEQ 0/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 656 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: FINISHED task # 70 (type EQUN) for EisenbergMcGuire-PT-07-CTLFireability-12
lola: result : unknown
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 5/981 4/32 EisenbergMcGuire-PT-07-CTLFireability-00 715243 m, 138334 m/sec, 3278670 t fired, .
67 EF FNDP 658/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 40690315 t fired, 41 attempts, .
68 EF STEQ 5/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 661 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 10/981 7/32 EisenbergMcGuire-PT-07-CTLFireability-00 1336887 m, 124328 m/sec, 6322470 t fired, .
67 EF FNDP 663/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 41009012 t fired, 42 attempts, .
68 EF STEQ 10/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 666 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 15/981 10/32 EisenbergMcGuire-PT-07-CTLFireability-00 1927937 m, 118210 m/sec, 9299691 t fired, .
67 EF FNDP 668/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 41327342 t fired, 42 attempts, .
68 EF STEQ 15/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 671 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 20/981 13/32 EisenbergMcGuire-PT-07-CTLFireability-00 2499186 m, 114249 m/sec, 12196774 t fired, .
67 EF FNDP 673/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 41645672 t fired, 42 attempts, .
68 EF STEQ 20/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 676 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 25/981 16/32 EisenbergMcGuire-PT-07-CTLFireability-00 3056168 m, 111396 m/sec, 15053882 t fired, .
67 EF FNDP 678/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 41963861 t fired, 42 attempts, .
68 EF STEQ 25/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 681 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 30/981 18/32 EisenbergMcGuire-PT-07-CTLFireability-00 3606991 m, 110164 m/sec, 17914776 t fired, .
67 EF FNDP 683/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 42281742 t fired, 43 attempts, .
68 EF STEQ 30/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 686 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 35/981 21/32 EisenbergMcGuire-PT-07-CTLFireability-00 4153170 m, 109235 m/sec, 20768817 t fired, .
67 EF FNDP 688/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 42599990 t fired, 43 attempts, .
68 EF STEQ 35/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 691 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 40/981 24/32 EisenbergMcGuire-PT-07-CTLFireability-00 4696806 m, 108727 m/sec, 23608768 t fired, .
67 EF FNDP 693/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 42918007 t fired, 43 attempts, .
68 EF STEQ 40/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 696 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 45/981 26/32 EisenbergMcGuire-PT-07-CTLFireability-00 5236296 m, 107898 m/sec, 26437699 t fired, .
67 EF FNDP 698/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 43236186 t fired, 44 attempts, .
68 EF STEQ 45/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 701 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 50/981 29/32 EisenbergMcGuire-PT-07-CTLFireability-00 5754484 m, 103637 m/sec, 29181821 t fired, .
67 EF FNDP 703/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 43555417 t fired, 44 attempts, .
68 EF STEQ 50/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 706 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 55/981 31/32 EisenbergMcGuire-PT-07-CTLFireability-00 6260537 m, 101210 m/sec, 31874248 t fired, .
67 EF FNDP 708/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 43874776 t fired, 44 attempts, .
68 EF STEQ 55/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 711 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 713/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 44191761 t fired, 45 attempts, .
68 EF STEQ 60/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 716 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 66 (type EXCL) for 35 EisenbergMcGuire-PT-07-CTLFireability-09
lola: time limit : 1442 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 5/1442 2/32 EisenbergMcGuire-PT-07-CTLFireability-09 149561 m, 29912 m/sec, 313434 t fired, .
67 EF FNDP 718/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 44507973 t fired, 45 attempts, .
68 EF STEQ 65/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 721 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 10/1442 3/32 EisenbergMcGuire-PT-07-CTLFireability-09 300726 m, 30233 m/sec, 652064 t fired, .
67 EF FNDP 723/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 44822026 t fired, 45 attempts, .
68 EF STEQ 70/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 726 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 15/1442 4/32 EisenbergMcGuire-PT-07-CTLFireability-09 453809 m, 30616 m/sec, 993688 t fired, .
67 EF FNDP 728/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 45134495 t fired, 46 attempts, .
68 EF STEQ 75/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 731 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 20/1442 5/32 EisenbergMcGuire-PT-07-CTLFireability-09 605860 m, 30410 m/sec, 1335246 t fired, .
67 EF FNDP 733/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 45446402 t fired, 46 attempts, .
68 EF STEQ 80/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 736 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 25/1442 6/32 EisenbergMcGuire-PT-07-CTLFireability-09 757823 m, 30392 m/sec, 1675418 t fired, .
67 EF FNDP 738/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 45758341 t fired, 46 attempts, .
68 EF STEQ 85/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 741 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 30/1442 8/32 EisenbergMcGuire-PT-07-CTLFireability-09 910922 m, 30619 m/sec, 2021455 t fired, .
67 EF FNDP 743/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 46071476 t fired, 47 attempts, .
68 EF STEQ 90/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 746 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 35/1442 9/32 EisenbergMcGuire-PT-07-CTLFireability-09 1065560 m, 30927 m/sec, 2377657 t fired, .
67 EF FNDP 748/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 46382976 t fired, 47 attempts, .
68 EF STEQ 95/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 751 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 40/1442 10/32 EisenbergMcGuire-PT-07-CTLFireability-09 1218013 m, 30490 m/sec, 2726686 t fired, .
67 EF FNDP 753/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 46696789 t fired, 47 attempts, .
68 EF STEQ 100/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 756 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 45/1442 11/32 EisenbergMcGuire-PT-07-CTLFireability-09 1369775 m, 30352 m/sec, 3083936 t fired, .
67 EF FNDP 758/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 47011804 t fired, 48 attempts, .
68 EF STEQ 105/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 761 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 50/1442 12/32 EisenbergMcGuire-PT-07-CTLFireability-09 1520761 m, 30197 m/sec, 3432784 t fired, .
67 EF FNDP 763/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 47328093 t fired, 48 attempts, .
68 EF STEQ 110/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 766 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 55/1442 13/32 EisenbergMcGuire-PT-07-CTLFireability-09 1673059 m, 30459 m/sec, 3792967 t fired, .
67 EF FNDP 768/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 47646551 t fired, 48 attempts, .
68 EF STEQ 115/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 771 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 60/1442 15/32 EisenbergMcGuire-PT-07-CTLFireability-09 1824307 m, 30249 m/sec, 4148396 t fired, .
67 EF FNDP 773/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 47961277 t fired, 48 attempts, .
68 EF STEQ 120/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 776 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 65/1442 16/32 EisenbergMcGuire-PT-07-CTLFireability-09 1973560 m, 29850 m/sec, 4503798 t fired, .
67 EF FNDP 778/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 48274042 t fired, 49 attempts, .
68 EF STEQ 125/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 781 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 70/1442 17/32 EisenbergMcGuire-PT-07-CTLFireability-09 2126024 m, 30492 m/sec, 4860742 t fired, .
67 EF FNDP 783/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 48587791 t fired, 49 attempts, .
68 EF STEQ 130/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 786 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 75/1442 18/32 EisenbergMcGuire-PT-07-CTLFireability-09 2276916 m, 30178 m/sec, 5219960 t fired, .
67 EF FNDP 788/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 48904629 t fired, 49 attempts, .
68 EF STEQ 135/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 791 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 80/1442 19/32 EisenbergMcGuire-PT-07-CTLFireability-09 2427530 m, 30122 m/sec, 5578684 t fired, .
67 EF FNDP 793/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 49223471 t fired, 50 attempts, .
68 EF STEQ 140/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 796 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 85/1442 20/32 EisenbergMcGuire-PT-07-CTLFireability-09 2579084 m, 30310 m/sec, 5936925 t fired, .
67 EF FNDP 798/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 49542011 t fired, 50 attempts, .
68 EF STEQ 145/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 801 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
sara: warning, failure of lp_solve (at job 18888)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 90/1442 21/32 EisenbergMcGuire-PT-07-CTLFireability-09 2729995 m, 30182 m/sec, 6299947 t fired, .
67 EF FNDP 803/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 49859959 t fired, 50 attempts, .
68 EF STEQ 150/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 806 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 95/1442 23/32 EisenbergMcGuire-PT-07-CTLFireability-09 2881432 m, 30287 m/sec, 6663604 t fired, .
67 EF FNDP 808/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 50179113 t fired, 51 attempts, .
68 EF STEQ 155/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 811 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 100/1442 24/32 EisenbergMcGuire-PT-07-CTLFireability-09 3033390 m, 30391 m/sec, 7032084 t fired, .
67 EF FNDP 813/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 50498230 t fired, 51 attempts, .
68 EF STEQ 160/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 816 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 105/1442 25/32 EisenbergMcGuire-PT-07-CTLFireability-09 3183193 m, 29960 m/sec, 7397338 t fired, .
67 EF FNDP 818/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 50817814 t fired, 51 attempts, .
68 EF STEQ 165/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 821 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 110/1442 26/32 EisenbergMcGuire-PT-07-CTLFireability-09 3334613 m, 30284 m/sec, 7771995 t fired, .
67 EF FNDP 823/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 51137160 t fired, 52 attempts, .
68 EF STEQ 170/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 826 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 115/1442 27/32 EisenbergMcGuire-PT-07-CTLFireability-09 3486666 m, 30410 m/sec, 8142339 t fired, .
67 EF FNDP 828/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 51456324 t fired, 52 attempts, .
68 EF STEQ 175/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 831 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 120/1442 28/32 EisenbergMcGuire-PT-07-CTLFireability-09 3636402 m, 29947 m/sec, 8512173 t fired, .
67 EF FNDP 833/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 51776277 t fired, 52 attempts, .
68 EF STEQ 180/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 836 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 125/1442 30/32 EisenbergMcGuire-PT-07-CTLFireability-09 3787743 m, 30268 m/sec, 8878596 t fired, .
67 EF FNDP 838/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 52094948 t fired, 53 attempts, .
68 EF STEQ 185/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 841 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 130/1442 31/32 EisenbergMcGuire-PT-07-CTLFireability-09 3939012 m, 30253 m/sec, 9246589 t fired, .
67 EF FNDP 843/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 52414402 t fired, 53 attempts, .
68 EF STEQ 190/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 846 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 LTL EXCL 135/1442 32/32 EisenbergMcGuire-PT-07-CTLFireability-09 4091405 m, 30478 m/sec, 9617430 t fired, .
67 EF FNDP 848/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 52734209 t fired, 53 attempts, .
68 EF STEQ 195/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 851 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 66 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 853/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 53055254 t fired, 54 attempts, .
68 EF STEQ 200/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 856 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 62 (type EXCL) for 61 EisenbergMcGuire-PT-07-CTLFireability-15
lola: time limit : 2744 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 5/2744 3/32 EisenbergMcGuire-PT-07-CTLFireability-15 531093 m, 106218 m/sec, 3453577 t fired, .
67 EF FNDP 858/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 53374487 t fired, 54 attempts, .
68 EF STEQ 205/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 861 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 10/2744 6/32 EisenbergMcGuire-PT-07-CTLFireability-15 1016120 m, 97005 m/sec, 6764653 t fired, .
67 EF FNDP 863/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 53693644 t fired, 54 attempts, .
68 EF STEQ 210/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 866 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 15/2744 8/32 EisenbergMcGuire-PT-07-CTLFireability-15 1485188 m, 93813 m/sec, 10019967 t fired, .
67 EF FNDP 868/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 54012514 t fired, 55 attempts, .
68 EF STEQ 215/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 871 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 20/2744 11/32 EisenbergMcGuire-PT-07-CTLFireability-15 1944530 m, 91868 m/sec, 13228324 t fired, .
67 EF FNDP 873/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 54332564 t fired, 55 attempts, .
68 EF STEQ 220/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 876 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 25/2744 13/32 EisenbergMcGuire-PT-07-CTLFireability-15 2390229 m, 89139 m/sec, 16397361 t fired, .
67 EF FNDP 878/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 54652894 t fired, 55 attempts, .
68 EF STEQ 225/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 881 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 30/2744 16/32 EisenbergMcGuire-PT-07-CTLFireability-15 2828790 m, 87712 m/sec, 19499677 t fired, .
67 EF FNDP 883/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 54969023 t fired, 55 attempts, .
68 EF STEQ 230/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 886 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 35/2744 18/32 EisenbergMcGuire-PT-07-CTLFireability-15 3267977 m, 87837 m/sec, 22630012 t fired, .
67 EF FNDP 888/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 55291759 t fired, 56 attempts, .
68 EF STEQ 235/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 891 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 40/2744 20/32 EisenbergMcGuire-PT-07-CTLFireability-15 3696893 m, 85783 m/sec, 25704390 t fired, .
67 EF FNDP 893/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 55610849 t fired, 56 attempts, .
68 EF STEQ 240/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 896 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 45/2744 22/32 EisenbergMcGuire-PT-07-CTLFireability-15 4121873 m, 84996 m/sec, 28756684 t fired, .
67 EF FNDP 898/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 55929368 t fired, 56 attempts, .
68 EF STEQ 245/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 901 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 50/2744 25/32 EisenbergMcGuire-PT-07-CTLFireability-15 4545846 m, 84794 m/sec, 31800075 t fired, .
67 EF FNDP 903/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 56248963 t fired, 57 attempts, .
68 EF STEQ 250/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 906 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 55/2744 27/32 EisenbergMcGuire-PT-07-CTLFireability-15 4965300 m, 83890 m/sec, 34829167 t fired, .
67 EF FNDP 908/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 56568064 t fired, 57 attempts, .
68 EF STEQ 255/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 911 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 60/2744 29/32 EisenbergMcGuire-PT-07-CTLFireability-15 5382153 m, 83370 m/sec, 37845679 t fired, .
67 EF FNDP 913/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 56887328 t fired, 57 attempts, .
68 EF STEQ 260/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 916 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 65/2744 31/32 EisenbergMcGuire-PT-07-CTLFireability-15 5800930 m, 83755 m/sec, 40883198 t fired, .
67 EF FNDP 918/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 57206909 t fired, 58 attempts, .
68 EF STEQ 265/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 921 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 62 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 923/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 57526847 t fired, 58 attempts, .
68 EF STEQ 270/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 926 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 928/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 57847444 t fired, 58 attempts, .
68 EF STEQ 275/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 931 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 933/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 58162075 t fired, 59 attempts, .
68 EF STEQ 280/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 936 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 938/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 58476931 t fired, 59 attempts, .
68 EF STEQ 285/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 941 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 943/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 58789332 t fired, 59 attempts, .
68 EF STEQ 290/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 946 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 948/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 59106883 t fired, 60 attempts, .
68 EF STEQ 295/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 951 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 953/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 59425179 t fired, 60 attempts, .
68 EF STEQ 300/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 956 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 958/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 59743209 t fired, 60 attempts, .
68 EF STEQ 305/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 961 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 963/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 60061458 t fired, 61 attempts, .
68 EF STEQ 310/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 966 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 968/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 60379123 t fired, 61 attempts, .
68 EF STEQ 315/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 971 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 973/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 60698101 t fired, 61 attempts, .
68 EF STEQ 320/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 976 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 978/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 61016844 t fired, 62 attempts, .
68 EF STEQ 325/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 981 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 983/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 61334951 t fired, 62 attempts, .
68 EF STEQ 330/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 986 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 988/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 61653970 t fired, 62 attempts, .
68 EF STEQ 335/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 991 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 993/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 61973235 t fired, 62 attempts, .
68 EF STEQ 340/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 996 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 998/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 62291176 t fired, 63 attempts, .
68 EF STEQ 345/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1001 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1003/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 62604355 t fired, 63 attempts, .
68 EF STEQ 350/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1006 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1008/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 62920990 t fired, 63 attempts, .
68 EF STEQ 355/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1011 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1013/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 63238443 t fired, 64 attempts, .
68 EF STEQ 360/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1016 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1018/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 63554072 t fired, 64 attempts, .
68 EF STEQ 365/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1021 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1023/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 63871990 t fired, 64 attempts, .
68 EF STEQ 370/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1026 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1028/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 64184524 t fired, 65 attempts, .
68 EF STEQ 375/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1031 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1033/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 64496946 t fired, 65 attempts, .
68 EF STEQ 380/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1036 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1038/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 64810709 t fired, 65 attempts, .
68 EF STEQ 385/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1041 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1043/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 65123342 t fired, 66 attempts, .
68 EF STEQ 390/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1046 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1048/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 65436236 t fired, 66 attempts, .
68 EF STEQ 395/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1051 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1053/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 65749518 t fired, 66 attempts, .
68 EF STEQ 400/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1056 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1058/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 66062811 t fired, 67 attempts, .
68 EF STEQ 405/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1061 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1063/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 66375889 t fired, 67 attempts, .
68 EF STEQ 410/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1066 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1068/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 66689454 t fired, 67 attempts, .
68 EF STEQ 415/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1071 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1073/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 67002665 t fired, 68 attempts, .
68 EF STEQ 420/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1076 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1078/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 67316053 t fired, 68 attempts, .
68 EF STEQ 425/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1081 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1083/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 67629298 t fired, 68 attempts, .
68 EF STEQ 430/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1086 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1088/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 67942376 t fired, 68 attempts, .
68 EF STEQ 435/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1091 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1093/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 68256451 t fired, 69 attempts, .
68 EF STEQ 440/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1096 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1098/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 68569697 t fired, 69 attempts, .
68 EF STEQ 445/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1101 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1103/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 68882929 t fired, 69 attempts, .
68 EF STEQ 450/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1106 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1108/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 69196598 t fired, 70 attempts, .
68 EF STEQ 455/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1111 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1113/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 69509858 t fired, 70 attempts, .
68 EF STEQ 460/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1116 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1118/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 69822769 t fired, 70 attempts, .
68 EF STEQ 465/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1121 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1123/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 70136192 t fired, 71 attempts, .
68 EF STEQ 470/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1126 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1128/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 70448977 t fired, 71 attempts, .
68 EF STEQ 475/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1131 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1133/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 70764918 t fired, 71 attempts, .
68 EF STEQ 480/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1136 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1138/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 71083434 t fired, 72 attempts, .
68 EF STEQ 485/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1141 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1143/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 71401867 t fired, 72 attempts, .
68 EF STEQ 490/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1146 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1148/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 71720433 t fired, 72 attempts, .
68 EF STEQ 495/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1151 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1153/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 72038718 t fired, 73 attempts, .
68 EF STEQ 500/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1156 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1158/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 72357105 t fired, 73 attempts, .
68 EF STEQ 505/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1161 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1163/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 72675124 t fired, 73 attempts, .
68 EF STEQ 510/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1166 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1168/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 72993737 t fired, 73 attempts, .
68 EF STEQ 515/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1171 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1173/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 73311950 t fired, 74 attempts, .
68 EF STEQ 520/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1176 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1178/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 73630177 t fired, 74 attempts, .
68 EF STEQ 525/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1181 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1183/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 73947874 t fired, 74 attempts, .
68 EF STEQ 530/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1186 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1188/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 74265949 t fired, 75 attempts, .
68 EF STEQ 535/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1191 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1193/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 74583559 t fired, 75 attempts, .
68 EF STEQ 540/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1196 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1198/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 74901742 t fired, 75 attempts, .
68 EF STEQ 545/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1201 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1203/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 75219849 t fired, 76 attempts, .
68 EF STEQ 550/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1206 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1208/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 75537686 t fired, 76 attempts, .
68 EF STEQ 555/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1211 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1213/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 75856287 t fired, 76 attempts, .
68 EF STEQ 560/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1216 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1218/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 76173602 t fired, 77 attempts, .
68 EF STEQ 565/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1221 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1223/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 76492245 t fired, 77 attempts, .
68 EF STEQ 570/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1226 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1228/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 76810351 t fired, 77 attempts, .
68 EF STEQ 575/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1231 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1233/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 77128769 t fired, 78 attempts, .
68 EF STEQ 580/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1236 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1238/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 77447404 t fired, 78 attempts, .
68 EF STEQ 585/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1241 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1243/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 77765743 t fired, 78 attempts, .
68 EF STEQ 590/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1246 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1248/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 78083143 t fired, 79 attempts, .
68 EF STEQ 595/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1251 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1253/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 78401003 t fired, 79 attempts, .
68 EF STEQ 600/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1256 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1258/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 78718671 t fired, 79 attempts, .
68 EF STEQ 605/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1261 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1263/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 79035597 t fired, 80 attempts, .
68 EF STEQ 610/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1266 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1268/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 79349614 t fired, 80 attempts, .
68 EF STEQ 615/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1271 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1273/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 79656655 t fired, 80 attempts, .
68 EF STEQ 620/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1276 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1279/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 79962978 t fired, 80 attempts, .
68 EF STEQ 626/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1282 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1284/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 80267355 t fired, 81 attempts, .
68 EF STEQ 631/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1287 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1289/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 80573542 t fired, 81 attempts, .
68 EF STEQ 636/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1292 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1294/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 80881672 t fired, 81 attempts, .
68 EF STEQ 641/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1297 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1299/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 81194365 t fired, 82 attempts, .
68 EF STEQ 646/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1302 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1304/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 81503640 t fired, 82 attempts, .
68 EF STEQ 651/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1307 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1309/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 81819004 t fired, 82 attempts, .
68 EF STEQ 656/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1312 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1314/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 82129716 t fired, 83 attempts, .
68 EF STEQ 661/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1317 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1319/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 82439858 t fired, 83 attempts, .
68 EF STEQ 666/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1322 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1324/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 82747720 t fired, 83 attempts, .
68 EF STEQ 671/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1327 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1329/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 83058402 t fired, 84 attempts, .
68 EF STEQ 676/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1332 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1334/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 83368990 t fired, 84 attempts, .
68 EF STEQ 681/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1337 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1339/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 83679989 t fired, 84 attempts, .
68 EF STEQ 686/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1342 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1344/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 83990809 t fired, 84 attempts, .
68 EF STEQ 691/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1347 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1349/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 84303766 t fired, 85 attempts, .
68 EF STEQ 696/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1352 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1354/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 84613222 t fired, 85 attempts, .
68 EF STEQ 701/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1357 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1359/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 84922831 t fired, 85 attempts, .
68 EF STEQ 706/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1362 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1364/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 85229123 t fired, 86 attempts, .
68 EF STEQ 711/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1367 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1369/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 85536511 t fired, 86 attempts, .
68 EF STEQ 716/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1372 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1374/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 85847821 t fired, 86 attempts, .
68 EF STEQ 721/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1377 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1379/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 86154833 t fired, 87 attempts, .
68 EF STEQ 726/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1382 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1384/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 86465543 t fired, 87 attempts, .
68 EF STEQ 731/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1387 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1389/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 86776832 t fired, 87 attempts, .
68 EF STEQ 736/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1392 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1394/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 87085945 t fired, 88 attempts, .
68 EF STEQ 741/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1397 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1399/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 87395742 t fired, 88 attempts, .
68 EF STEQ 746/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1402 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1404/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 87706737 t fired, 88 attempts, .
68 EF STEQ 751/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1407 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1409/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 88016487 t fired, 89 attempts, .
68 EF STEQ 756/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1412 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1414/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 88328261 t fired, 89 attempts, .
68 EF STEQ 761/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1417 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1419/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 88641077 t fired, 89 attempts, .
68 EF STEQ 766/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1422 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1424/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 88955370 t fired, 89 attempts, .
68 EF STEQ 771/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1427 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1429/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 89266536 t fired, 90 attempts, .
68 EF STEQ 776/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1432 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1434/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 89580655 t fired, 90 attempts, .
68 EF STEQ 781/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1437 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1439/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 89894410 t fired, 90 attempts, .
68 EF STEQ 786/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1442 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1444/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 90209060 t fired, 91 attempts, .
68 EF STEQ 791/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1447 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1449/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 90525154 t fired, 91 attempts, .
68 EF STEQ 796/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1452 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1454/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 90839917 t fired, 91 attempts, .
68 EF STEQ 801/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1457 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1459/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 91149825 t fired, 92 attempts, .
68 EF STEQ 806/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1462 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1464/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 91463695 t fired, 92 attempts, .
68 EF STEQ 811/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1467 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1469/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 91777120 t fired, 92 attempts, .
68 EF STEQ 816/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1472 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1474/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 92090856 t fired, 93 attempts, .
68 EF STEQ 821/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1477 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1479/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 92402463 t fired, 93 attempts, .
68 EF STEQ 826/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1482 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1484/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 92717896 t fired, 93 attempts, .
68 EF STEQ 831/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1487 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1489/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 93030195 t fired, 94 attempts, .
68 EF STEQ 836/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1492 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1494/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 93347663 t fired, 94 attempts, .
68 EF STEQ 841/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1497 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1499/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 93663797 t fired, 94 attempts, .
68 EF STEQ 846/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1502 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1504/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 93979232 t fired, 94 attempts, .
68 EF STEQ 851/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1507 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1509/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 94295056 t fired, 95 attempts, .
68 EF STEQ 856/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1512 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1514/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 94607845 t fired, 95 attempts, .
68 EF STEQ 861/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1517 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1519/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 94922583 t fired, 95 attempts, .
68 EF STEQ 866/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1522 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1524/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 95238116 t fired, 96 attempts, .
68 EF STEQ 871/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1527 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1529/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 95554404 t fired, 96 attempts, .
68 EF STEQ 876/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1532 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1534/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 95869190 t fired, 96 attempts, .
68 EF STEQ 881/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1537 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1539/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 96184237 t fired, 97 attempts, .
68 EF STEQ 886/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1542 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1544/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 96500210 t fired, 97 attempts, .
68 EF STEQ 891/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1547 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1549/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 96813458 t fired, 97 attempts, .
68 EF STEQ 896/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1552 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1554/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 97128888 t fired, 98 attempts, .
68 EF STEQ 901/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1557 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1559/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 97445855 t fired, 98 attempts, .
68 EF STEQ 906/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1562 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1564/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 97764145 t fired, 98 attempts, .
68 EF STEQ 911/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1567 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1569/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 98081383 t fired, 99 attempts, .
68 EF STEQ 916/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1572 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1574/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 98396395 t fired, 99 attempts, .
68 EF STEQ 921/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1577 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1579/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 98710122 t fired, 99 attempts, .
68 EF STEQ 926/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1582 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1584/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 99026361 t fired, 100 attempts, .
68 EF STEQ 931/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1587 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1589/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 99343257 t fired, 100 attempts, .
68 EF STEQ 936/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1592 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1594/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 99660741 t fired, 100 attempts, .
68 EF STEQ 941/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1597 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1599/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 99975232 t fired, 100 attempts, .
68 EF STEQ 946/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1602 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1604/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 100290661 t fired, 101 attempts, .
68 EF STEQ 951/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1607 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1609/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 100607459 t fired, 101 attempts, .
68 EF STEQ 956/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1612 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1614/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 100924712 t fired, 101 attempts, .
68 EF STEQ 961/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1617 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1619/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 101236756 t fired, 102 attempts, .
68 EF STEQ 966/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1622 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1624/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 101553018 t fired, 102 attempts, .
68 EF STEQ 971/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1627 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1629/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 101868288 t fired, 102 attempts, .
68 EF STEQ 976/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1632 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1634/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 102181969 t fired, 103 attempts, .
68 EF STEQ 981/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1637 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1639/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 102495484 t fired, 103 attempts, .
68 EF STEQ 986/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1642 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1644/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 102809971 t fired, 103 attempts, .
68 EF STEQ 991/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1647 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1649/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 103125111 t fired, 104 attempts, .
68 EF STEQ 996/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1652 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1654/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 103442383 t fired, 104 attempts, .
68 EF STEQ 1001/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1657 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1659/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 103755005 t fired, 104 attempts, .
68 EF STEQ 1006/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1662 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1664/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 104069882 t fired, 105 attempts, .
68 EF STEQ 1011/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1667 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1669/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 104383390 t fired, 105 attempts, .
68 EF STEQ 1016/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1672 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1674/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 104697425 t fired, 105 attempts, .
68 EF STEQ 1021/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1677 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1679/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 105011631 t fired, 106 attempts, .
68 EF STEQ 1026/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1682 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1684/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 105323395 t fired, 106 attempts, .
68 EF STEQ 1031/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1687 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1689/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 105638133 t fired, 106 attempts, .
68 EF STEQ 1036/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1692 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1694/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 105952371 t fired, 106 attempts, .
68 EF STEQ 1041/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1697 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1699/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 106265195 t fired, 107 attempts, .
68 EF STEQ 1046/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1702 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1704/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 106579696 t fired, 107 attempts, .
68 EF STEQ 1051/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1707 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1709/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 106893831 t fired, 107 attempts, .
68 EF STEQ 1056/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1712 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1714/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 107205634 t fired, 108 attempts, .
68 EF STEQ 1061/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1717 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1719/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 107520393 t fired, 108 attempts, .
68 EF STEQ 1066/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1722 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1724/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 107834887 t fired, 108 attempts, .
68 EF STEQ 1071/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1727 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1729/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 108150963 t fired, 109 attempts, .
68 EF STEQ 1076/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1732 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1734/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 108466953 t fired, 109 attempts, .
68 EF STEQ 1081/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1737 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1739/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 108774162 t fired, 109 attempts, .
68 EF STEQ 1086/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1743 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1745/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 109126010 t fired, 110 attempts, .
68 EF STEQ 1092/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1748 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1750/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 109438561 t fired, 110 attempts, .
68 EF STEQ 1097/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1753 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1755/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 109760633 t fired, 110 attempts, .
68 EF STEQ 1102/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1758 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1761/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 109792505 t fired, 110 attempts, .
68 EF STEQ 1108/2944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
Time elapsed: 1764 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: FINISHED task # 68 (type EQUN) for EisenbergMcGuire-PT-07-CTLFireability-06
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1766/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 110107736 t fired, 111 attempts, .
Time elapsed: 1769 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1771/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 110420255 t fired, 111 attempts, .
Time elapsed: 1774 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1776/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 110736362 t fired, 111 attempts, .
Time elapsed: 1779 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1781/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 111054422 t fired, 112 attempts, .
Time elapsed: 1784 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1786/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 111370962 t fired, 112 attempts, .
Time elapsed: 1789 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1791/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 111689107 t fired, 112 attempts, .
Time elapsed: 1794 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1796/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 112007816 t fired, 113 attempts, .
Time elapsed: 1799 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1801/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 112326624 t fired, 113 attempts, .
Time elapsed: 1804 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1806/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 112645701 t fired, 113 attempts, .
Time elapsed: 1809 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1811/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 112964431 t fired, 113 attempts, .
Time elapsed: 1814 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1816/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 113283020 t fired, 114 attempts, .
Time elapsed: 1819 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1821/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 113601787 t fired, 114 attempts, .
Time elapsed: 1824 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1826/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 113920665 t fired, 114 attempts, .
Time elapsed: 1829 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1831/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 114239553 t fired, 115 attempts, .
Time elapsed: 1834 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1836/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 114557424 t fired, 115 attempts, .
Time elapsed: 1839 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1841/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 114876040 t fired, 115 attempts, .
Time elapsed: 1844 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1846/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 115194724 t fired, 116 attempts, .
Time elapsed: 1849 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1851/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 115512843 t fired, 116 attempts, .
Time elapsed: 1854 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1856/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 115831533 t fired, 116 attempts, .
Time elapsed: 1859 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1861/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 116150890 t fired, 117 attempts, .
Time elapsed: 1864 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1866/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 116470144 t fired, 117 attempts, .
Time elapsed: 1869 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1871/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 116789074 t fired, 117 attempts, .
Time elapsed: 1874 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1876/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 117102945 t fired, 118 attempts, .
Time elapsed: 1879 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1881/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 117421613 t fired, 118 attempts, .
Time elapsed: 1884 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1886/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 117739364 t fired, 118 attempts, .
Time elapsed: 1889 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1891/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 118057831 t fired, 119 attempts, .
Time elapsed: 1894 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1896/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 118376764 t fired, 119 attempts, .
Time elapsed: 1899 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1901/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 118694257 t fired, 119 attempts, .
Time elapsed: 1904 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1906/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 119012036 t fired, 120 attempts, .
Time elapsed: 1909 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1911/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 119330059 t fired, 120 attempts, .
Time elapsed: 1914 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1916/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 119648597 t fired, 120 attempts, .
Time elapsed: 1919 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1921/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 119966793 t fired, 120 attempts, .
Time elapsed: 1924 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1926/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 120287844 t fired, 121 attempts, .
Time elapsed: 1929 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1931/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 120606096 t fired, 121 attempts, .
Time elapsed: 1934 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1936/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 120923737 t fired, 121 attempts, .
Time elapsed: 1939 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1941/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 121240926 t fired, 122 attempts, .
Time elapsed: 1944 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1946/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 121558582 t fired, 122 attempts, .
Time elapsed: 1949 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1951/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 121876505 t fired, 122 attempts, .
Time elapsed: 1954 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1956/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 122195562 t fired, 123 attempts, .
Time elapsed: 1959 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1961/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 122513311 t fired, 123 attempts, .
Time elapsed: 1964 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1966/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 122831353 t fired, 123 attempts, .
Time elapsed: 1969 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1972/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 123149564 t fired, 124 attempts, .
Time elapsed: 1975 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1977/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 123467356 t fired, 124 attempts, .
Time elapsed: 1980 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1982/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 123785317 t fired, 124 attempts, .
Time elapsed: 1985 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1987/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 124103238 t fired, 125 attempts, .
Time elapsed: 1990 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1992/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 124421425 t fired, 125 attempts, .
Time elapsed: 1995 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 1997/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 124738923 t fired, 125 attempts, .
Time elapsed: 2000 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2002/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 125055888 t fired, 126 attempts, .
Time elapsed: 2005 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2007/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 125373514 t fired, 126 attempts, .
Time elapsed: 2010 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2012/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 125690411 t fired, 126 attempts, .
Time elapsed: 2015 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2017/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 126008150 t fired, 127 attempts, .
Time elapsed: 2020 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2022/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 126325438 t fired, 127 attempts, .
Time elapsed: 2025 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2027/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 126643395 t fired, 127 attempts, .
Time elapsed: 2030 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2032/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 126961462 t fired, 127 attempts, .
Time elapsed: 2035 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2037/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 127279821 t fired, 128 attempts, .
Time elapsed: 2040 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2042/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 127598603 t fired, 128 attempts, .
Time elapsed: 2045 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2047/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 127916361 t fired, 128 attempts, .
Time elapsed: 2050 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2052/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 128233998 t fired, 129 attempts, .
Time elapsed: 2055 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2057/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 128551944 t fired, 129 attempts, .
Time elapsed: 2060 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2062/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 128870047 t fired, 129 attempts, .
Time elapsed: 2065 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2067/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 129187686 t fired, 130 attempts, .
Time elapsed: 2070 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2072/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 129505818 t fired, 130 attempts, .
Time elapsed: 2075 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2077/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 129823573 t fired, 130 attempts, .
Time elapsed: 2080 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2082/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 130141425 t fired, 131 attempts, .
Time elapsed: 2085 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2087/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 130460108 t fired, 131 attempts, .
Time elapsed: 2090 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2092/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 130778550 t fired, 131 attempts, .
Time elapsed: 2095 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2097/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 131097049 t fired, 132 attempts, .
Time elapsed: 2100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2102/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 131415266 t fired, 132 attempts, .
Time elapsed: 2105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2107/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 131733547 t fired, 132 attempts, .
Time elapsed: 2110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2112/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 132051811 t fired, 133 attempts, .
Time elapsed: 2115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2117/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 132370098 t fired, 133 attempts, .
Time elapsed: 2120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2122/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 132688416 t fired, 133 attempts, .
Time elapsed: 2125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2127/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 133006006 t fired, 134 attempts, .
Time elapsed: 2130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2132/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 133324985 t fired, 134 attempts, .
Time elapsed: 2135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2137/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 133644017 t fired, 134 attempts, .
Time elapsed: 2140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2142/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 133963115 t fired, 134 attempts, .
Time elapsed: 2145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2147/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 134281643 t fired, 135 attempts, .
Time elapsed: 2150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2152/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 134600427 t fired, 135 attempts, .
Time elapsed: 2155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2157/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 134920146 t fired, 135 attempts, .
Time elapsed: 2160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2162/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 135240065 t fired, 136 attempts, .
Time elapsed: 2165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2167/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 135559021 t fired, 136 attempts, .
Time elapsed: 2170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2172/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 135879223 t fired, 136 attempts, .
Time elapsed: 2175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2177/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 136197221 t fired, 137 attempts, .
Time elapsed: 2180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2182/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 136515758 t fired, 137 attempts, .
Time elapsed: 2185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2187/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 136833971 t fired, 137 attempts, .
Time elapsed: 2190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2192/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 137152554 t fired, 138 attempts, .
Time elapsed: 2195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2197/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 137471300 t fired, 138 attempts, .
Time elapsed: 2200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2202/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 137789388 t fired, 138 attempts, .
Time elapsed: 2205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2207/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 138107972 t fired, 139 attempts, .
Time elapsed: 2210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2212/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 138426697 t fired, 139 attempts, .
Time elapsed: 2215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2217/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 138744954 t fired, 139 attempts, .
Time elapsed: 2220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2222/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 139063704 t fired, 140 attempts, .
Time elapsed: 2225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2227/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 139377151 t fired, 140 attempts, .
Time elapsed: 2230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2232/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 139684469 t fired, 140 attempts, .
Time elapsed: 2235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2237/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 139996086 t fired, 140 attempts, .
Time elapsed: 2240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2242/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 140314111 t fired, 141 attempts, .
Time elapsed: 2245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2247/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 140625259 t fired, 141 attempts, .
Time elapsed: 2250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2252/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 140943760 t fired, 141 attempts, .
Time elapsed: 2255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2257/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 141262103 t fired, 142 attempts, .
Time elapsed: 2260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2262/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 141579997 t fired, 142 attempts, .
Time elapsed: 2265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2267/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 141898333 t fired, 142 attempts, .
Time elapsed: 2270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2272/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 142217417 t fired, 143 attempts, .
Time elapsed: 2275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2277/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 142535421 t fired, 143 attempts, .
Time elapsed: 2280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2282/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 142854277 t fired, 143 attempts, .
Time elapsed: 2285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2287/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 143172245 t fired, 144 attempts, .
Time elapsed: 2290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2292/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 143490571 t fired, 144 attempts, .
Time elapsed: 2295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2297/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 143808817 t fired, 144 attempts, .
Time elapsed: 2300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2302/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 144127209 t fired, 145 attempts, .
Time elapsed: 2305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2307/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 144445342 t fired, 145 attempts, .
Time elapsed: 2310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2312/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 144764245 t fired, 145 attempts, .
Time elapsed: 2315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2317/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 145082855 t fired, 146 attempts, .
Time elapsed: 2320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2322/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 145401081 t fired, 146 attempts, .
Time elapsed: 2325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2327/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 145719639 t fired, 146 attempts, .
Time elapsed: 2330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2332/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 146037660 t fired, 147 attempts, .
Time elapsed: 2335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2337/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 146356316 t fired, 147 attempts, .
Time elapsed: 2340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2342/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 146675083 t fired, 147 attempts, .
Time elapsed: 2345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2347/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 146993775 t fired, 147 attempts, .
Time elapsed: 2350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2352/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 147312062 t fired, 148 attempts, .
Time elapsed: 2355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2357/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 147612446 t fired, 148 attempts, .
Time elapsed: 2360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2362/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 147930183 t fired, 148 attempts, .
Time elapsed: 2365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2367/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 148248107 t fired, 149 attempts, .
Time elapsed: 2370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2372/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 148566270 t fired, 149 attempts, .
Time elapsed: 2375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2377/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 148884570 t fired, 149 attempts, .
Time elapsed: 2380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2382/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 149202231 t fired, 150 attempts, .
Time elapsed: 2385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2387/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 149520682 t fired, 150 attempts, .
Time elapsed: 2390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2392/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 149839024 t fired, 150 attempts, .
Time elapsed: 2395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2397/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 150157724 t fired, 151 attempts, .
Time elapsed: 2400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2402/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 150476220 t fired, 151 attempts, .
Time elapsed: 2405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2407/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 150794925 t fired, 151 attempts, .
Time elapsed: 2410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2412/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 151112829 t fired, 152 attempts, .
Time elapsed: 2415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2417/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 151430565 t fired, 152 attempts, .
Time elapsed: 2420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2422/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 151748844 t fired, 152 attempts, .
Time elapsed: 2425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2427/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 152067289 t fired, 153 attempts, .
Time elapsed: 2430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2432/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 152385571 t fired, 153 attempts, .
Time elapsed: 2435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2437/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 152703981 t fired, 153 attempts, .
Time elapsed: 2440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2442/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 153022694 t fired, 154 attempts, .
Time elapsed: 2445 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2447/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 153340716 t fired, 154 attempts, .
Time elapsed: 2450 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2452/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 153658790 t fired, 154 attempts, .
Time elapsed: 2455 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2457/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 153976933 t fired, 154 attempts, .
Time elapsed: 2460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2462/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 154294549 t fired, 155 attempts, .
Time elapsed: 2465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2467/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 154613182 t fired, 155 attempts, .
Time elapsed: 2470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2472/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 154931620 t fired, 155 attempts, .
Time elapsed: 2475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 2477/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 155249739 t fired, 156 attempts, .
Time elapsed: 2480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-03: CTL true CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-05: CTL false CTL model checker
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-12: EF true state space
EisenbergMcGuire-PT-07-CTLFireability-14: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="EisenbergMcGuire-PT-07"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is EisenbergMcGuire-PT-07, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r518-tall-167987244300250"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/EisenbergMcGuire-PT-07.tgz
mv EisenbergMcGuire-PT-07 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;