fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r489-tall-167912707601034
Last Updated
May 14, 2023

About the Execution of LTSMin+red for UtilityControlRoom-COL-Z4T3N08

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
994.951 31156.00 105694.00 314.60 T??????????F???? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r489-tall-167912707601034.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool ltsminxred
Input is UtilityControlRoom-COL-Z4T3N08, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r489-tall-167912707601034
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 472K
-rw-r--r-- 1 mcc users 9.1K Feb 26 14:32 CTLCardinality.txt
-rw-r--r-- 1 mcc users 87K Feb 26 14:32 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.9K Feb 26 14:28 CTLFireability.txt
-rw-r--r-- 1 mcc users 66K Feb 26 14:28 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.5K Feb 25 17:25 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 17:25 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Feb 25 17:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 17:25 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.2K Feb 26 14:40 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 64K Feb 26 14:40 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 26 14:38 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 92K Feb 26 14:38 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 17:25 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 17:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 29K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-00
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-01
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-02
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-03
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-04
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-05
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-06
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-07
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-08
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-09
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-10
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-11
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-12
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-13
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-14
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679335815822

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-COL-Z4T3N08
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202303021504
[2023-03-20 18:10:17] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-20 18:10:17] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-20 18:10:17] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-20 18:10:17] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-20 18:10:18] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 604 ms
[2023-03-20 18:10:18] [INFO ] Imported 13 HL places and 12 HL transitions for a total of 302 PT places and 600.0 transition bindings in 13 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 15 ms.
[2023-03-20 18:10:18] [INFO ] Built PT skeleton of HLPN with 13 places and 12 transitions 37 arcs in 5 ms.
[2023-03-20 18:10:18] [INFO ] Skeletonized 16 HLPN properties in 3 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Remains 8 properties that can be checked using skeleton over-approximation.
Ensure Unique test removed 1 transitions
Reduce redundant transitions removed 1 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Incomplete random walk after 10000 steps, including 2 resets, run finished after 121 ms. (steps per millisecond=82 ) properties (out of 15) seen :13
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 49 ms. (steps per millisecond=204 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
// Phase 1: matrix 11 rows 13 cols
[2023-03-20 18:10:18] [INFO ] Computed 5 place invariants in 7 ms
[2023-03-20 18:10:18] [INFO ] After 111ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0
Fused 2 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 2 atomic propositions for a total of 8 simplifications.
[2023-03-20 18:10:18] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-20 18:10:18] [INFO ] Flatten gal took : 17 ms
FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-20 18:10:18] [INFO ] Flatten gal took : 3 ms
Transition timeout forces synchronizations/join behavior on parameter c of sort Cli
Domain [Cli(8), Z(4), Z(4)] of place MovetoZ breaks symmetries in sort Z
[2023-03-20 18:10:18] [INFO ] Unfolded HLPN to a Petri net with 302 places and 600 transitions 1928 arcs in 20 ms.
[2023-03-20 18:10:18] [INFO ] Unfolded 15 HLPN properties in 2 ms.
[2023-03-20 18:10:18] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-20 18:10:18] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-20 18:10:18] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-20 18:10:18] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-20 18:10:18] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-20 18:10:18] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-20 18:10:18] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-20 18:10:18] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-20 18:10:18] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-20 18:10:18] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-20 18:10:18] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-20 18:10:18] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-20 18:10:18] [INFO ] Reduced 24 identical enabling conditions.
Ensure Unique test removed 128 transitions
Reduce redundant transitions removed 128 transitions.
Support contains 302 out of 302 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Applied a total of 0 rules in 9 ms. Remains 302 /302 variables (removed 0) and now considering 472/472 (removed 0) transitions.
// Phase 1: matrix 472 rows 302 cols
[2023-03-20 18:10:18] [INFO ] Computed 19 place invariants in 23 ms
[2023-03-20 18:10:18] [INFO ] Implicit Places using invariants in 156 ms returned []
[2023-03-20 18:10:18] [INFO ] Invariant cache hit.
[2023-03-20 18:10:19] [INFO ] Implicit Places using invariants and state equation in 183 ms returned []
Implicit Place search using SMT with State Equation took 344 ms to find 0 implicit places.
[2023-03-20 18:10:19] [INFO ] Invariant cache hit.
[2023-03-20 18:10:19] [INFO ] Dead Transitions using invariants and state equation in 250 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 606 ms. Remains : 302/302 places, 472/472 transitions.
Support contains 302 out of 302 places after structural reductions.
[2023-03-20 18:10:19] [INFO ] Flatten gal took : 83 ms
[2023-03-20 18:10:20] [INFO ] Flatten gal took : 83 ms
[2023-03-20 18:10:20] [INFO ] Input system was already deterministic with 472 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 139 ms. (steps per millisecond=71 ) properties (out of 42) seen :41
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 109 ms. (steps per millisecond=91 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-20 18:10:21] [INFO ] Invariant cache hit.
[2023-03-20 18:10:21] [INFO ] After 51ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 1 atomic propositions for a total of 15 simplifications.
[2023-03-20 18:10:21] [INFO ] Flatten gal took : 67 ms
[2023-03-20 18:10:21] [INFO ] Flatten gal took : 69 ms
[2023-03-20 18:10:22] [INFO ] Input system was already deterministic with 472 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Drop transitions removed 128 transitions
Trivial Post-agglo rules discarded 128 transitions
Performed 128 trivial Post agglomeration. Transition count delta: 128
Iterating post reduction 0 with 128 rules applied. Total rules applied 128 place count 302 transition count 344
Reduce places removed 128 places and 0 transitions.
Ensure Unique test removed 32 transitions
Reduce isomorphic transitions removed 32 transitions.
Iterating post reduction 1 with 160 rules applied. Total rules applied 288 place count 174 transition count 312
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 291 place count 171 transition count 216
Iterating global reduction 2 with 3 rules applied. Total rules applied 294 place count 171 transition count 216
Discarding 24 places :
Symmetric choice reduction at 2 with 24 rule applications. Total rules 318 place count 147 transition count 192
Iterating global reduction 2 with 24 rules applied. Total rules applied 342 place count 147 transition count 192
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 1 ms
Ensure Unique test removed 1 places
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 2 with 17 rules applied. Total rules applied 359 place count 138 transition count 184
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 2 with 17 rules applied. Total rules applied 376 place count 129 transition count 176
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 2 with 16 rules applied. Total rules applied 392 place count 121 transition count 168
Applied a total of 392 rules in 76 ms. Remains 121 /302 variables (removed 181) and now considering 168/472 (removed 304) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 76 ms. Remains : 121/302 places, 168/472 transitions.
[2023-03-20 18:10:22] [INFO ] Flatten gal took : 6 ms
[2023-03-20 18:10:22] [INFO ] Flatten gal took : 6 ms
[2023-03-20 18:10:22] [INFO ] Input system was already deterministic with 168 transitions.
Finished random walk after 19 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=19 )
FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Applied a total of 0 rules in 11 ms. Remains 302 /302 variables (removed 0) and now considering 472/472 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 302/302 places, 472/472 transitions.
[2023-03-20 18:10:22] [INFO ] Flatten gal took : 20 ms
[2023-03-20 18:10:22] [INFO ] Flatten gal took : 22 ms
[2023-03-20 18:10:22] [INFO ] Input system was already deterministic with 472 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Applied a total of 0 rules in 4 ms. Remains 302 /302 variables (removed 0) and now considering 472/472 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 302/302 places, 472/472 transitions.
[2023-03-20 18:10:22] [INFO ] Flatten gal took : 21 ms
[2023-03-20 18:10:22] [INFO ] Flatten gal took : 25 ms
[2023-03-20 18:10:22] [INFO ] Input system was already deterministic with 472 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Performed 128 Post agglomeration using F-continuation condition.Transition count delta: 128
Iterating post reduction 0 with 128 rules applied. Total rules applied 128 place count 302 transition count 344
Reduce places removed 128 places and 0 transitions.
Ensure Unique test removed 32 transitions
Reduce isomorphic transitions removed 32 transitions.
Iterating post reduction 1 with 160 rules applied. Total rules applied 288 place count 174 transition count 312
Performed 32 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 32 Pre rules applied. Total rules applied 288 place count 174 transition count 280
Deduced a syphon composed of 32 places in 1 ms
Reduce places removed 32 places and 0 transitions.
Iterating global reduction 2 with 64 rules applied. Total rules applied 352 place count 142 transition count 280
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 1 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 2 with 16 rules applied. Total rules applied 368 place count 134 transition count 272
Applied a total of 368 rules in 46 ms. Remains 134 /302 variables (removed 168) and now considering 272/472 (removed 200) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 46 ms. Remains : 134/302 places, 272/472 transitions.
[2023-03-20 18:10:22] [INFO ] Flatten gal took : 25 ms
[2023-03-20 18:10:22] [INFO ] Flatten gal took : 15 ms
[2023-03-20 18:10:22] [INFO ] Input system was already deterministic with 272 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Applied a total of 0 rules in 2 ms. Remains 302 /302 variables (removed 0) and now considering 472/472 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 17 ms. Remains : 302/302 places, 472/472 transitions.
[2023-03-20 18:10:22] [INFO ] Flatten gal took : 48 ms
[2023-03-20 18:10:22] [INFO ] Flatten gal took : 39 ms
[2023-03-20 18:10:22] [INFO ] Input system was already deterministic with 472 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Discarding 96 places :
Symmetric choice reduction at 0 with 96 rule applications. Total rules 96 place count 206 transition count 376
Iterating global reduction 0 with 96 rules applied. Total rules applied 192 place count 206 transition count 376
Applied a total of 192 rules in 21 ms. Remains 206 /302 variables (removed 96) and now considering 376/472 (removed 96) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 21 ms. Remains : 206/302 places, 376/472 transitions.
[2023-03-20 18:10:22] [INFO ] Flatten gal took : 24 ms
[2023-03-20 18:10:23] [INFO ] Flatten gal took : 16 ms
[2023-03-20 18:10:23] [INFO ] Input system was already deterministic with 376 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Discarding 96 places :
Symmetric choice reduction at 0 with 96 rule applications. Total rules 96 place count 206 transition count 376
Iterating global reduction 0 with 96 rules applied. Total rules applied 192 place count 206 transition count 376
Applied a total of 192 rules in 4 ms. Remains 206 /302 variables (removed 96) and now considering 376/472 (removed 96) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 206/302 places, 376/472 transitions.
[2023-03-20 18:10:23] [INFO ] Flatten gal took : 12 ms
[2023-03-20 18:10:23] [INFO ] Flatten gal took : 53 ms
[2023-03-20 18:10:23] [INFO ] Input system was already deterministic with 376 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Discarding 96 places :
Symmetric choice reduction at 0 with 96 rule applications. Total rules 96 place count 206 transition count 376
Iterating global reduction 0 with 96 rules applied. Total rules applied 192 place count 206 transition count 376
Applied a total of 192 rules in 4 ms. Remains 206 /302 variables (removed 96) and now considering 376/472 (removed 96) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 206/302 places, 376/472 transitions.
[2023-03-20 18:10:23] [INFO ] Flatten gal took : 14 ms
[2023-03-20 18:10:23] [INFO ] Flatten gal took : 13 ms
[2023-03-20 18:10:23] [INFO ] Input system was already deterministic with 376 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Discarding 96 places :
Symmetric choice reduction at 0 with 96 rule applications. Total rules 96 place count 206 transition count 376
Iterating global reduction 0 with 96 rules applied. Total rules applied 192 place count 206 transition count 376
Applied a total of 192 rules in 6 ms. Remains 206 /302 variables (removed 96) and now considering 376/472 (removed 96) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 206/302 places, 376/472 transitions.
[2023-03-20 18:10:23] [INFO ] Flatten gal took : 17 ms
[2023-03-20 18:10:23] [INFO ] Flatten gal took : 15 ms
[2023-03-20 18:10:23] [INFO ] Input system was already deterministic with 376 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Performed 128 Post agglomeration using F-continuation condition.Transition count delta: 128
Iterating post reduction 0 with 128 rules applied. Total rules applied 128 place count 302 transition count 344
Reduce places removed 128 places and 0 transitions.
Ensure Unique test removed 32 transitions
Reduce isomorphic transitions removed 32 transitions.
Iterating post reduction 1 with 160 rules applied. Total rules applied 288 place count 174 transition count 312
Performed 32 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 32 Pre rules applied. Total rules applied 288 place count 174 transition count 280
Deduced a syphon composed of 32 places in 0 ms
Reduce places removed 32 places and 0 transitions.
Iterating global reduction 2 with 64 rules applied. Total rules applied 352 place count 142 transition count 280
Applied a total of 352 rules in 36 ms. Remains 142 /302 variables (removed 160) and now considering 280/472 (removed 192) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 36 ms. Remains : 142/302 places, 280/472 transitions.
[2023-03-20 18:10:23] [INFO ] Flatten gal took : 14 ms
[2023-03-20 18:10:23] [INFO ] Flatten gal took : 11 ms
[2023-03-20 18:10:23] [INFO ] Input system was already deterministic with 280 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Applied a total of 0 rules in 2 ms. Remains 302 /302 variables (removed 0) and now considering 472/472 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 302/302 places, 472/472 transitions.
[2023-03-20 18:10:23] [INFO ] Flatten gal took : 28 ms
[2023-03-20 18:10:23] [INFO ] Flatten gal took : 23 ms
[2023-03-20 18:10:23] [INFO ] Input system was already deterministic with 472 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Discarding 96 places :
Symmetric choice reduction at 0 with 96 rule applications. Total rules 96 place count 206 transition count 376
Iterating global reduction 0 with 96 rules applied. Total rules applied 192 place count 206 transition count 376
Applied a total of 192 rules in 4 ms. Remains 206 /302 variables (removed 96) and now considering 376/472 (removed 96) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 206/302 places, 376/472 transitions.
[2023-03-20 18:10:23] [INFO ] Flatten gal took : 11 ms
[2023-03-20 18:10:23] [INFO ] Flatten gal took : 14 ms
[2023-03-20 18:10:23] [INFO ] Input system was already deterministic with 376 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Applied a total of 0 rules in 2 ms. Remains 302 /302 variables (removed 0) and now considering 472/472 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 17 ms. Remains : 302/302 places, 472/472 transitions.
[2023-03-20 18:10:23] [INFO ] Flatten gal took : 13 ms
[2023-03-20 18:10:23] [INFO ] Flatten gal took : 31 ms
[2023-03-20 18:10:23] [INFO ] Input system was already deterministic with 472 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Discarding 96 places :
Symmetric choice reduction at 0 with 96 rule applications. Total rules 96 place count 206 transition count 376
Iterating global reduction 0 with 96 rules applied. Total rules applied 192 place count 206 transition count 376
Applied a total of 192 rules in 6 ms. Remains 206 /302 variables (removed 96) and now considering 376/472 (removed 96) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 206/302 places, 376/472 transitions.
[2023-03-20 18:10:23] [INFO ] Flatten gal took : 11 ms
[2023-03-20 18:10:23] [INFO ] Flatten gal took : 11 ms
[2023-03-20 18:10:24] [INFO ] Input system was already deterministic with 376 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Applied a total of 0 rules in 1 ms. Remains 302 /302 variables (removed 0) and now considering 472/472 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 302/302 places, 472/472 transitions.
[2023-03-20 18:10:24] [INFO ] Flatten gal took : 19 ms
[2023-03-20 18:10:24] [INFO ] Flatten gal took : 19 ms
[2023-03-20 18:10:24] [INFO ] Input system was already deterministic with 472 transitions.
[2023-03-20 18:10:24] [INFO ] Flatten gal took : 82 ms
[2023-03-20 18:10:24] [INFO ] Flatten gal took : 55 ms
[2023-03-20 18:10:25] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 34 ms.
[2023-03-20 18:10:25] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 302 places, 472 transitions and 1416 arcs took 2 ms.
Total runtime 7673 ms.
There are residual formulas that ITS could not solve within timeout
pnml2lts-sym model.pnml --lace-workers=4 --vset=lddmc --saturation=sat -rbs,w2W,ru,hf --sylvan-sizes=20,28,20,28 --ctl=/tmp/472/ctl_0_ --ctl=/tmp/472/ctl_1_ --ctl=/tmp/472/ctl_2_ --ctl=/tmp/472/ctl_3_ --ctl=/tmp/472/ctl_4_ --ctl=/tmp/472/ctl_5_ --ctl=/tmp/472/ctl_6_ --ctl=/tmp/472/ctl_7_ --ctl=/tmp/472/ctl_8_ --ctl=/tmp/472/ctl_9_ --ctl=/tmp/472/ctl_10_ --ctl=/tmp/472/ctl_11_ --ctl=/tmp/472/ctl_12_ --ctl=/tmp/472/ctl_13_ --mu-par --mu-opt
Could not compute solution for formula : UtilityControlRoom-COL-Z4T3N08-CTLFireability-01
Could not compute solution for formula : UtilityControlRoom-COL-Z4T3N08-CTLFireability-02
Could not compute solution for formula : UtilityControlRoom-COL-Z4T3N08-CTLFireability-03
Could not compute solution for formula : UtilityControlRoom-COL-Z4T3N08-CTLFireability-04
Could not compute solution for formula : UtilityControlRoom-COL-Z4T3N08-CTLFireability-05
Could not compute solution for formula : UtilityControlRoom-COL-Z4T3N08-CTLFireability-06
Could not compute solution for formula : UtilityControlRoom-COL-Z4T3N08-CTLFireability-07
Could not compute solution for formula : UtilityControlRoom-COL-Z4T3N08-CTLFireability-08
Could not compute solution for formula : UtilityControlRoom-COL-Z4T3N08-CTLFireability-09
Could not compute solution for formula : UtilityControlRoom-COL-Z4T3N08-CTLFireability-10
Could not compute solution for formula : UtilityControlRoom-COL-Z4T3N08-CTLFireability-12
Could not compute solution for formula : UtilityControlRoom-COL-Z4T3N08-CTLFireability-13
Could not compute solution for formula : UtilityControlRoom-COL-Z4T3N08-CTLFireability-14
Could not compute solution for formula : UtilityControlRoom-COL-Z4T3N08-CTLFireability-15

BK_STOP 1679335846978

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2023
ctl formula name UtilityControlRoom-COL-Z4T3N08-CTLFireability-01
ctl formula formula --ctl=/tmp/472/ctl_0_
ctl formula name UtilityControlRoom-COL-Z4T3N08-CTLFireability-02
ctl formula formula --ctl=/tmp/472/ctl_1_
ctl formula name UtilityControlRoom-COL-Z4T3N08-CTLFireability-03
ctl formula formula --ctl=/tmp/472/ctl_2_
ctl formula name UtilityControlRoom-COL-Z4T3N08-CTLFireability-04
ctl formula formula --ctl=/tmp/472/ctl_3_
ctl formula name UtilityControlRoom-COL-Z4T3N08-CTLFireability-05
ctl formula formula --ctl=/tmp/472/ctl_4_
ctl formula name UtilityControlRoom-COL-Z4T3N08-CTLFireability-06
ctl formula formula --ctl=/tmp/472/ctl_5_
ctl formula name UtilityControlRoom-COL-Z4T3N08-CTLFireability-07
ctl formula formula --ctl=/tmp/472/ctl_6_
ctl formula name UtilityControlRoom-COL-Z4T3N08-CTLFireability-08
ctl formula formula --ctl=/tmp/472/ctl_7_
ctl formula name UtilityControlRoom-COL-Z4T3N08-CTLFireability-09
ctl formula formula --ctl=/tmp/472/ctl_8_
ctl formula name UtilityControlRoom-COL-Z4T3N08-CTLFireability-10
ctl formula formula --ctl=/tmp/472/ctl_9_
ctl formula name UtilityControlRoom-COL-Z4T3N08-CTLFireability-12
ctl formula formula --ctl=/tmp/472/ctl_10_
ctl formula name UtilityControlRoom-COL-Z4T3N08-CTLFireability-13
ctl formula formula --ctl=/tmp/472/ctl_11_
ctl formula name UtilityControlRoom-COL-Z4T3N08-CTLFireability-14
ctl formula formula --ctl=/tmp/472/ctl_12_
ctl formula name UtilityControlRoom-COL-Z4T3N08-CTLFireability-15
ctl formula formula --ctl=/tmp/472/ctl_13_
pnml2lts-sym: Exploration order is bfs-prev
pnml2lts-sym: Saturation strategy is sat
pnml2lts-sym: Guided search strategy is unguided
pnml2lts-sym: Attractor strategy is default
pnml2lts-sym: opening model.pnml
pnml2lts-sym: Edge label is id
Warning: program compiled against libxml 210 using older 209
pnml2lts-sym: Petri net has 302 places, 472 transitions and 1416 arcs
pnml2lts-sym: Petri net Petri analyzed
pnml2lts-sym: There are no safe places
pnml2lts-sym: Loading Petri net took 0.010 real 0.000 user 0.000 sys
pnml2lts-sym: Initializing regrouping layer
pnml2lts-sym: Regroup specification: bs,w2W,ru,hf
pnml2lts-sym: Regroup Boost's Sloan
pnml2lts-sym: Regroup over-approximate must-write to may-write
pnml2lts-sym: Regroup Row sUbsume
pnml2lts-sym: Reqroup Horizontal Flip
pnml2lts-sym: Regrouping: 472->472 groups
pnml2lts-sym: Regrouping took 0.100 real 0.100 user 0.000 sys
pnml2lts-sym: state vector length is 302; there are 472 groups
pnml2lts-sym: Creating a multi-core ListDD domain.
pnml2lts-sym: Sylvan allocates 15.000 GB virtual memory for nodes table and operation cache.
pnml2lts-sym: Initial nodes table and operation cache requires 60.00 MB.
pnml2lts-sym: Using GBgetTransitionsShortR2W as next-state function
pnml2lts-sym: got initial state
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: Exploration took 146241 group checks and 0 next state calls
pnml2lts-sym: reachability took 4.560 real 15.660 user 2.470 sys
pnml2lts-sym: counting visited states...
pnml2lts-sym: counting took 0.010 real 0.040 user 0.000 sys
pnml2lts-sym: state space has 7453845645367 states, 29686 nodes
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
malloc(): mismatching next->prev_size (unsorted)
double free or corruption (out)

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-COL-Z4T3N08"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool ltsminxred"
echo " Input is UtilityControlRoom-COL-Z4T3N08, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r489-tall-167912707601034"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-COL-Z4T3N08.tgz
mv UtilityControlRoom-COL-Z4T3N08 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;