Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r487-tall-167912704101209.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is UtilityControlRoom-PT-Z4T4N08, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r487-tall-167912704101209
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.2M
-rw-r--r-- 1 mcc users 39K Feb 26 14:44 CTLCardinality.txt
-rw-r--r-- 1 mcc users 204K Feb 26 14:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 99K Feb 26 14:42 CTLFireability.txt
-rw-r--r-- 1 mcc users 405K Feb 26 14:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 22K Feb 25 17:26 LTLCardinality.txt
-rw-r--r-- 1 mcc users 75K Feb 25 17:26 LTLCardinality.xml
-rw-r--r-- 1 mcc users 29K Feb 25 17:26 LTLFireability.txt
-rw-r--r-- 1 mcc users 88K Feb 25 17:26 LTLFireability.xml
-rw-r--r-- 1 mcc users 57K Feb 26 14:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 296K Feb 26 14:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 123K Feb 26 14:51 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 474K Feb 26 14:51 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.7K Feb 25 17:26 UpperBounds.txt
-rw-r--r-- 1 mcc users 5.6K Feb 25 17:26 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 255K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLCardinality-00
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLCardinality-01
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLCardinality-02
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLCardinality-03
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLCardinality-04
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLCardinality-05
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLCardinality-06
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLCardinality-07
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLCardinality-09
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLCardinality-10
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLCardinality-12
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLCardinality-13
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLCardinality-14
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1679240848045

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-PT-Z4T4N08
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 15:47:29] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-19 15:47:29] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 15:47:29] [INFO ] Load time of PNML (sax parser for PT used): 59 ms
[2023-03-19 15:47:29] [INFO ] Transformed 302 places.
[2023-03-19 15:47:29] [INFO ] Transformed 600 transitions.
[2023-03-19 15:47:29] [INFO ] Parsed PT model containing 302 places and 600 transitions and 1928 arcs in 120 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 17 ms.
Ensure Unique test removed 128 transitions
Reduce redundant transitions removed 128 transitions.
Support contains 302 out of 302 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Applied a total of 0 rules in 10 ms. Remains 302 /302 variables (removed 0) and now considering 472/472 (removed 0) transitions.
// Phase 1: matrix 472 rows 302 cols
[2023-03-19 15:47:29] [INFO ] Computed 19 place invariants in 20 ms
[2023-03-19 15:47:30] [INFO ] Implicit Places using invariants in 432 ms returned []
[2023-03-19 15:47:30] [INFO ] Invariant cache hit.
[2023-03-19 15:47:30] [INFO ] Implicit Places using invariants and state equation in 180 ms returned []
Implicit Place search using SMT with State Equation took 635 ms to find 0 implicit places.
[2023-03-19 15:47:30] [INFO ] Invariant cache hit.
[2023-03-19 15:47:30] [INFO ] Dead Transitions using invariants and state equation in 286 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 934 ms. Remains : 302/302 places, 472/472 transitions.
Support contains 302 out of 302 places after structural reductions.
[2023-03-19 15:47:30] [INFO ] Flatten gal took : 63 ms
[2023-03-19 15:47:30] [INFO ] Flatten gal took : 29 ms
[2023-03-19 15:47:30] [INFO ] Input system was already deterministic with 472 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 657 ms. (steps per millisecond=15 ) properties (out of 93) seen :29
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 64) seen :0
Running SMT prover for 64 properties.
[2023-03-19 15:47:31] [INFO ] Invariant cache hit.
[2023-03-19 15:47:32] [INFO ] After 445ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:64
[2023-03-19 15:47:32] [INFO ] [Nat]Absence check using 19 positive place invariants in 10 ms returned sat
[2023-03-19 15:47:32] [INFO ] After 401ms SMT Verify possible using all constraints in natural domain returned unsat :64 sat :0
Fused 64 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 64 atomic propositions for a total of 16 simplifications.
Initial state reduction rules removed 2 formulas.
FORMULA UtilityControlRoom-PT-Z4T4N08-CTLCardinality-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-PT-Z4T4N08-CTLCardinality-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-PT-Z4T4N08-CTLCardinality-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-PT-Z4T4N08-CTLCardinality-07 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-PT-Z4T4N08-CTLCardinality-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 15:47:32] [INFO ] Initial state reduction rules for CTL removed 3 formulas.
[2023-03-19 15:47:32] [INFO ] Flatten gal took : 31 ms
FORMULA UtilityControlRoom-PT-Z4T4N08-CTLCardinality-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-PT-Z4T4N08-CTLCardinality-06 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-PT-Z4T4N08-CTLCardinality-02 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 15:47:33] [INFO ] Flatten gal took : 25 ms
[2023-03-19 15:47:33] [INFO ] Input system was already deterministic with 472 transitions.
Support contains 177 out of 302 places (down from 179) after GAL structural reductions.
FORMULA UtilityControlRoom-PT-Z4T4N08-CTLCardinality-00 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Performed 32 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 32 Pre rules applied. Total rules applied 0 place count 302 transition count 440
Deduced a syphon composed of 32 places in 0 ms
Reduce places removed 32 places and 0 transitions.
Iterating global reduction 0 with 64 rules applied. Total rules applied 64 place count 270 transition count 440
Applied a total of 64 rules in 28 ms. Remains 270 /302 variables (removed 32) and now considering 440/472 (removed 32) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 28 ms. Remains : 270/302 places, 440/472 transitions.
[2023-03-19 15:47:33] [INFO ] Flatten gal took : 17 ms
[2023-03-19 15:47:33] [INFO ] Flatten gal took : 18 ms
[2023-03-19 15:47:33] [INFO ] Input system was already deterministic with 440 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Discarding 96 places :
Symmetric choice reduction at 0 with 96 rule applications. Total rules 96 place count 206 transition count 376
Iterating global reduction 0 with 96 rules applied. Total rules applied 192 place count 206 transition count 376
Applied a total of 192 rules in 22 ms. Remains 206 /302 variables (removed 96) and now considering 376/472 (removed 96) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 22 ms. Remains : 206/302 places, 376/472 transitions.
[2023-03-19 15:47:33] [INFO ] Flatten gal took : 15 ms
[2023-03-19 15:47:33] [INFO ] Flatten gal took : 18 ms
[2023-03-19 15:47:33] [INFO ] Input system was already deterministic with 376 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Discarding 95 places :
Symmetric choice reduction at 0 with 95 rule applications. Total rules 95 place count 207 transition count 377
Iterating global reduction 0 with 95 rules applied. Total rules applied 190 place count 207 transition count 377
Applied a total of 190 rules in 11 ms. Remains 207 /302 variables (removed 95) and now considering 377/472 (removed 95) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 207/302 places, 377/472 transitions.
[2023-03-19 15:47:33] [INFO ] Flatten gal took : 12 ms
[2023-03-19 15:47:33] [INFO ] Flatten gal took : 12 ms
[2023-03-19 15:47:33] [INFO ] Input system was already deterministic with 377 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Discarding 92 places :
Symmetric choice reduction at 0 with 92 rule applications. Total rules 92 place count 210 transition count 380
Iterating global reduction 0 with 92 rules applied. Total rules applied 184 place count 210 transition count 380
Applied a total of 184 rules in 8 ms. Remains 210 /302 variables (removed 92) and now considering 380/472 (removed 92) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 210/302 places, 380/472 transitions.
[2023-03-19 15:47:33] [INFO ] Flatten gal took : 12 ms
[2023-03-19 15:47:33] [INFO ] Flatten gal took : 13 ms
[2023-03-19 15:47:33] [INFO ] Input system was already deterministic with 380 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Discarding 94 places :
Symmetric choice reduction at 0 with 94 rule applications. Total rules 94 place count 208 transition count 378
Iterating global reduction 0 with 94 rules applied. Total rules applied 188 place count 208 transition count 378
Applied a total of 188 rules in 7 ms. Remains 208 /302 variables (removed 94) and now considering 378/472 (removed 94) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 208/302 places, 378/472 transitions.
[2023-03-19 15:47:33] [INFO ] Flatten gal took : 12 ms
[2023-03-19 15:47:33] [INFO ] Flatten gal took : 12 ms
[2023-03-19 15:47:33] [INFO ] Input system was already deterministic with 378 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Drop transitions removed 124 transitions
Trivial Post-agglo rules discarded 124 transitions
Performed 124 trivial Post agglomeration. Transition count delta: 124
Iterating post reduction 0 with 124 rules applied. Total rules applied 124 place count 302 transition count 348
Reduce places removed 124 places and 0 transitions.
Ensure Unique test removed 31 transitions
Reduce isomorphic transitions removed 31 transitions.
Iterating post reduction 1 with 155 rules applied. Total rules applied 279 place count 178 transition count 317
Performed 31 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 31 Pre rules applied. Total rules applied 279 place count 178 transition count 286
Deduced a syphon composed of 31 places in 0 ms
Reduce places removed 31 places and 0 transitions.
Iterating global reduction 2 with 62 rules applied. Total rules applied 341 place count 147 transition count 286
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 344 place count 144 transition count 283
Iterating global reduction 2 with 3 rules applied. Total rules applied 347 place count 144 transition count 283
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 349 place count 142 transition count 219
Iterating global reduction 2 with 2 rules applied. Total rules applied 351 place count 142 transition count 219
Discarding 15 places :
Symmetric choice reduction at 2 with 15 rule applications. Total rules 366 place count 127 transition count 204
Iterating global reduction 2 with 15 rules applied. Total rules applied 381 place count 127 transition count 204
Discarding 15 places :
Symmetric choice reduction at 2 with 15 rule applications. Total rules 396 place count 112 transition count 174
Iterating global reduction 2 with 15 rules applied. Total rules applied 411 place count 112 transition count 174
Discarding 15 places :
Symmetric choice reduction at 2 with 15 rule applications. Total rules 426 place count 97 transition count 144
Iterating global reduction 2 with 15 rules applied. Total rules applied 441 place count 97 transition count 144
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 2 with 15 rules applied. Total rules applied 456 place count 97 transition count 129
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 3 with 16 rules applied. Total rules applied 472 place count 89 transition count 121
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 3 with 17 rules applied. Total rules applied 489 place count 80 transition count 113
Performed 16 Post agglomeration using F-continuation condition.Transition count delta: 16
Deduced a syphon composed of 16 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 3 with 32 rules applied. Total rules applied 521 place count 64 transition count 97
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 522 place count 64 transition count 96
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 523 place count 63 transition count 79
Ensure Unique test removed 1 places
Iterating global reduction 3 with 2 rules applied. Total rules applied 525 place count 62 transition count 79
Discarding 8 places :
Symmetric choice reduction at 3 with 8 rule applications. Total rules 533 place count 54 transition count 63
Iterating global reduction 3 with 8 rules applied. Total rules applied 541 place count 54 transition count 63
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 548 place count 47 transition count 56
Iterating global reduction 3 with 7 rules applied. Total rules applied 555 place count 47 transition count 56
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 3 with 7 rules applied. Total rules applied 562 place count 47 transition count 49
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 6 Pre rules applied. Total rules applied 562 place count 47 transition count 43
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 4 with 12 rules applied. Total rules applied 574 place count 41 transition count 43
Applied a total of 574 rules in 41 ms. Remains 41 /302 variables (removed 261) and now considering 43/472 (removed 429) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 41 ms. Remains : 41/302 places, 43/472 transitions.
[2023-03-19 15:47:33] [INFO ] Flatten gal took : 1 ms
[2023-03-19 15:47:33] [INFO ] Flatten gal took : 2 ms
[2023-03-19 15:47:33] [INFO ] Input system was already deterministic with 43 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Discarding 94 places :
Symmetric choice reduction at 0 with 94 rule applications. Total rules 94 place count 208 transition count 378
Iterating global reduction 0 with 94 rules applied. Total rules applied 188 place count 208 transition count 378
Applied a total of 188 rules in 6 ms. Remains 208 /302 variables (removed 94) and now considering 378/472 (removed 94) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 208/302 places, 378/472 transitions.
[2023-03-19 15:47:33] [INFO ] Flatten gal took : 10 ms
[2023-03-19 15:47:33] [INFO ] Flatten gal took : 11 ms
[2023-03-19 15:47:33] [INFO ] Input system was already deterministic with 378 transitions.
[2023-03-19 15:47:33] [INFO ] Flatten gal took : 13 ms
[2023-03-19 15:47:33] [INFO ] Flatten gal took : 12 ms
[2023-03-19 15:47:33] [INFO ] Export to MCC of 7 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 1 ms.
[2023-03-19 15:47:33] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 302 places, 472 transitions and 1416 arcs took 3 ms.
Total runtime 4165 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT UtilityControlRoom-PT-Z4T4N08
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/377

FORMULA UtilityControlRoom-PT-Z4T4N08-CTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N08-CTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N08-CTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N08-CTLCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679240954688

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/377/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/377/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/377/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 10 (type EXCL) for 9 UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11
lola: time limit : 514 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-13: EFEG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/514 6/32 UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11 904136 m, 180827 m/sec, 2164810 t fired, .

Time elapsed: 5 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-13: EFEG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/514 12/32 UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11 1775473 m, 174267 m/sec, 4332487 t fired, .

Time elapsed: 10 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-13: EFEG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/514 17/32 UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11 2613646 m, 167634 m/sec, 6412541 t fired, .

Time elapsed: 15 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-13: EFEG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/514 22/32 UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11 3454557 m, 168182 m/sec, 8489856 t fired, .

Time elapsed: 20 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-13: EFEG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/514 27/32 UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11 4258536 m, 160795 m/sec, 10513854 t fired, .

Time elapsed: 25 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-13: EFEG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/514 32/32 UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11 5073505 m, 162993 m/sec, 12538805 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
lola: CANCELED task # 10 (type EXCL) for UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-13: EFEG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
lola: LAUNCH task # 19 (type EXCL) for 18 UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15
lola: time limit : 594 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-13: EFEG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/594 8/32 UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15 1156372 m, 231274 m/sec, 1738341 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-13: EFEG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/594 15/32 UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15 2227661 m, 214257 m/sec, 3359322 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-13: EFEG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/594 21/32 UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15 3264440 m, 207355 m/sec, 4934502 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-13: EFEG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/594 27/32 UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15 4244182 m, 195948 m/sec, 6452818 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
lola: CANCELED task # 19 (type EXCL) for UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-13: EFEG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
lola: LAUNCH task # 13 (type EXCL) for 12 UtilityControlRoom-PT-Z4T4N08-CTLCardinality-12
lola: time limit : 708 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for UtilityControlRoom-PT-Z4T4N08-CTLCardinality-12
lola: result : true
lola: markings : 9
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 UtilityControlRoom-PT-Z4T4N08-CTLCardinality-09
lola: time limit : 885 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for UtilityControlRoom-PT-Z4T4N08-CTLCardinality-09
lola: result : false
lola: markings : 93
lola: fired transitions : 108
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08
lola: time limit : 1180 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-13: EFEG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/1180 5/32 UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08 751811 m, 150362 m/sec, 1866760 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-13: EFEG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/1180 10/32 UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08 1460533 m, 141744 m/sec, 3665902 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-13: EFEG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/1180 14/32 UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08 2156435 m, 139180 m/sec, 5408901 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-13: EFEG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/1180 18/32 UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08 2842673 m, 137247 m/sec, 7139000 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-13: EFEG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/1180 23/32 UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08 3514087 m, 134282 m/sec, 8839621 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-13: EFEG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/1180 27/32 UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08 4186000 m, 134382 m/sec, 10547614 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-13: EFEG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/1180 31/32 UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08 4861243 m, 135048 m/sec, 12249997 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
lola: CANCELED task # 4 (type EXCL) for UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-13: EFEG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
lola: LAUNCH task # 16 (type EXCL) for 15 UtilityControlRoom-PT-Z4T4N08-CTLCardinality-13
lola: time limit : 1750 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for UtilityControlRoom-PT-Z4T4N08-CTLCardinality-13
lola: result : true
lola: markings : 12
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-PT-Z4T4N08-CTLCardinality-03
lola: time limit : 3500 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for UtilityControlRoom-PT-Z4T4N08-CTLCardinality-03
lola: result : true
lola: markings : 8
lola: fired transitions : 9
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 7

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-08: CTL unknown AGGR
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-11: CTL unknown AGGR
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-12: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-13: EFEG true state space /EFEG
UtilityControlRoom-PT-Z4T4N08-CTLCardinality-15: CTL unknown AGGR


Time elapsed: 100 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z4T4N08"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is UtilityControlRoom-PT-Z4T4N08, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r487-tall-167912704101209"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z4T4N08.tgz
mv UtilityControlRoom-PT-Z4T4N08 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;