fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r487-tall-167912704101170
Last Updated
May 14, 2023

About the Execution of LoLa+red for UtilityControlRoom-PT-Z4T3N08

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
7366.260 390938.00 386493.00 1302.20 T??TT?FF?T??FF?T normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r487-tall-167912704101170.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is UtilityControlRoom-PT-Z4T3N08, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r487-tall-167912704101170
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.5M
-rw-r--r-- 1 mcc users 43K Feb 26 14:32 CTLCardinality.txt
-rw-r--r-- 1 mcc users 206K Feb 26 14:32 CTLCardinality.xml
-rw-r--r-- 1 mcc users 86K Feb 26 14:29 CTLFireability.txt
-rw-r--r-- 1 mcc users 338K Feb 26 14:29 CTLFireability.xml
-rw-r--r-- 1 mcc users 23K Feb 25 17:25 LTLCardinality.txt
-rw-r--r-- 1 mcc users 77K Feb 25 17:25 LTLCardinality.xml
-rw-r--r-- 1 mcc users 49K Feb 25 17:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 146K Feb 25 17:25 LTLFireability.xml
-rw-r--r-- 1 mcc users 45K Feb 26 14:40 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 251K Feb 26 14:40 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 195K Feb 26 14:39 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 740K Feb 26 14:39 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:25 UpperBounds.txt
-rw-r--r-- 1 mcc users 7.9K Feb 25 17:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 255K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFireability-00
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFireability-01
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFireability-02
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFireability-03
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFireability-04
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFireability-05
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFireability-06
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFireability-07
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFireability-08
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFireability-09
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFireability-10
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFireability-11
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFireability-12
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFireability-13
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFireability-14
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679236860077

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-PT-Z4T3N08
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 14:41:01] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 14:41:01] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 14:41:01] [INFO ] Load time of PNML (sax parser for PT used): 67 ms
[2023-03-19 14:41:01] [INFO ] Transformed 302 places.
[2023-03-19 14:41:01] [INFO ] Transformed 600 transitions.
[2023-03-19 14:41:01] [INFO ] Parsed PT model containing 302 places and 600 transitions and 1928 arcs in 136 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 20 ms.
[2023-03-19 14:41:01] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 14:41:01] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 14:41:01] [INFO ] Reduced 24 identical enabling conditions.
Ensure Unique test removed 128 transitions
Reduce redundant transitions removed 128 transitions.
Support contains 302 out of 302 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Applied a total of 0 rules in 67 ms. Remains 302 /302 variables (removed 0) and now considering 472/472 (removed 0) transitions.
// Phase 1: matrix 472 rows 302 cols
[2023-03-19 14:41:02] [INFO ] Computed 19 place invariants in 22 ms
[2023-03-19 14:41:02] [INFO ] Implicit Places using invariants in 228 ms returned []
[2023-03-19 14:41:02] [INFO ] Invariant cache hit.
[2023-03-19 14:41:02] [INFO ] Implicit Places using invariants and state equation in 179 ms returned []
Implicit Place search using SMT with State Equation took 527 ms to find 0 implicit places.
[2023-03-19 14:41:02] [INFO ] Invariant cache hit.
[2023-03-19 14:41:02] [INFO ] Dead Transitions using invariants and state equation in 259 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 856 ms. Remains : 302/302 places, 472/472 transitions.
Support contains 302 out of 302 places after structural reductions.
[2023-03-19 14:41:02] [INFO ] Flatten gal took : 88 ms
[2023-03-19 14:41:03] [INFO ] Flatten gal took : 65 ms
[2023-03-19 14:41:03] [INFO ] Input system was already deterministic with 472 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 420 ms. (steps per millisecond=23 ) properties (out of 66) seen :65
Finished Best-First random walk after 3912 steps, including 1 resets, run visited all 1 properties in 6 ms. (steps per millisecond=652 )
[2023-03-19 14:41:04] [INFO ] Flatten gal took : 36 ms
[2023-03-19 14:41:04] [INFO ] Flatten gal took : 44 ms
[2023-03-19 14:41:04] [INFO ] Input system was already deterministic with 472 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Drop transitions removed 128 transitions
Trivial Post-agglo rules discarded 128 transitions
Performed 128 trivial Post agglomeration. Transition count delta: 128
Iterating post reduction 0 with 128 rules applied. Total rules applied 128 place count 302 transition count 344
Reduce places removed 128 places and 0 transitions.
Ensure Unique test removed 32 transitions
Reduce isomorphic transitions removed 32 transitions.
Iterating post reduction 1 with 160 rules applied. Total rules applied 288 place count 174 transition count 312
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 291 place count 171 transition count 216
Iterating global reduction 2 with 3 rules applied. Total rules applied 294 place count 171 transition count 216
Discarding 24 places :
Symmetric choice reduction at 2 with 24 rule applications. Total rules 318 place count 147 transition count 192
Iterating global reduction 2 with 24 rules applied. Total rules applied 342 place count 147 transition count 192
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 1 ms
Ensure Unique test removed 1 places
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 2 with 17 rules applied. Total rules applied 359 place count 138 transition count 184
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 2 with 17 rules applied. Total rules applied 376 place count 129 transition count 176
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 1 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 2 with 16 rules applied. Total rules applied 392 place count 121 transition count 168
Applied a total of 392 rules in 54 ms. Remains 121 /302 variables (removed 181) and now considering 168/472 (removed 304) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 54 ms. Remains : 121/302 places, 168/472 transitions.
[2023-03-19 14:41:04] [INFO ] Flatten gal took : 5 ms
[2023-03-19 14:41:04] [INFO ] Flatten gal took : 6 ms
[2023-03-19 14:41:04] [INFO ] Input system was already deterministic with 168 transitions.
Finished random walk after 17 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=17 )
FORMULA UtilityControlRoom-PT-Z4T3N08-CTLFireability-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Applied a total of 0 rules in 9 ms. Remains 302 /302 variables (removed 0) and now considering 472/472 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9 ms. Remains : 302/302 places, 472/472 transitions.
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 19 ms
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 22 ms
[2023-03-19 14:41:05] [INFO ] Input system was already deterministic with 472 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Applied a total of 0 rules in 4 ms. Remains 302 /302 variables (removed 0) and now considering 472/472 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 302/302 places, 472/472 transitions.
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 19 ms
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 26 ms
[2023-03-19 14:41:05] [INFO ] Input system was already deterministic with 472 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Performed 128 Post agglomeration using F-continuation condition.Transition count delta: 128
Iterating post reduction 0 with 128 rules applied. Total rules applied 128 place count 302 transition count 344
Reduce places removed 128 places and 0 transitions.
Ensure Unique test removed 32 transitions
Reduce isomorphic transitions removed 32 transitions.
Iterating post reduction 1 with 160 rules applied. Total rules applied 288 place count 174 transition count 312
Performed 32 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 32 Pre rules applied. Total rules applied 288 place count 174 transition count 280
Deduced a syphon composed of 32 places in 1 ms
Reduce places removed 32 places and 0 transitions.
Iterating global reduction 2 with 64 rules applied. Total rules applied 352 place count 142 transition count 280
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 2 with 16 rules applied. Total rules applied 368 place count 134 transition count 272
Applied a total of 368 rules in 24 ms. Remains 134 /302 variables (removed 168) and now considering 272/472 (removed 200) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 24 ms. Remains : 134/302 places, 272/472 transitions.
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 11 ms
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 13 ms
[2023-03-19 14:41:05] [INFO ] Input system was already deterministic with 272 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Applied a total of 0 rules in 3 ms. Remains 302 /302 variables (removed 0) and now considering 472/472 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 302/302 places, 472/472 transitions.
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 17 ms
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 19 ms
[2023-03-19 14:41:05] [INFO ] Input system was already deterministic with 472 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Discarding 96 places :
Symmetric choice reduction at 0 with 96 rule applications. Total rules 96 place count 206 transition count 376
Iterating global reduction 0 with 96 rules applied. Total rules applied 192 place count 206 transition count 376
Applied a total of 192 rules in 7 ms. Remains 206 /302 variables (removed 96) and now considering 376/472 (removed 96) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 206/302 places, 376/472 transitions.
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 13 ms
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 14 ms
[2023-03-19 14:41:05] [INFO ] Input system was already deterministic with 376 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Discarding 96 places :
Symmetric choice reduction at 0 with 96 rule applications. Total rules 96 place count 206 transition count 376
Iterating global reduction 0 with 96 rules applied. Total rules applied 192 place count 206 transition count 376
Applied a total of 192 rules in 5 ms. Remains 206 /302 variables (removed 96) and now considering 376/472 (removed 96) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 206/302 places, 376/472 transitions.
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 12 ms
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 13 ms
[2023-03-19 14:41:05] [INFO ] Input system was already deterministic with 376 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Discarding 96 places :
Symmetric choice reduction at 0 with 96 rule applications. Total rules 96 place count 206 transition count 376
Iterating global reduction 0 with 96 rules applied. Total rules applied 192 place count 206 transition count 376
Applied a total of 192 rules in 4 ms. Remains 206 /302 variables (removed 96) and now considering 376/472 (removed 96) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 206/302 places, 376/472 transitions.
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 16 ms
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 11 ms
[2023-03-19 14:41:05] [INFO ] Input system was already deterministic with 376 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Discarding 94 places :
Symmetric choice reduction at 0 with 94 rule applications. Total rules 94 place count 208 transition count 378
Iterating global reduction 0 with 94 rules applied. Total rules applied 188 place count 208 transition count 378
Applied a total of 188 rules in 6 ms. Remains 208 /302 variables (removed 94) and now considering 378/472 (removed 94) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 208/302 places, 378/472 transitions.
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 9 ms
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 10 ms
[2023-03-19 14:41:05] [INFO ] Input system was already deterministic with 378 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Performed 127 Post agglomeration using F-continuation condition.Transition count delta: 127
Iterating post reduction 0 with 127 rules applied. Total rules applied 127 place count 302 transition count 345
Reduce places removed 127 places and 0 transitions.
Ensure Unique test removed 32 transitions
Reduce isomorphic transitions removed 32 transitions.
Iterating post reduction 1 with 159 rules applied. Total rules applied 286 place count 175 transition count 313
Performed 31 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 31 Pre rules applied. Total rules applied 286 place count 175 transition count 282
Deduced a syphon composed of 31 places in 1 ms
Reduce places removed 31 places and 0 transitions.
Iterating global reduction 2 with 62 rules applied. Total rules applied 348 place count 144 transition count 282
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 349 place count 143 transition count 250
Iterating global reduction 2 with 1 rules applied. Total rules applied 350 place count 143 transition count 250
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 358 place count 135 transition count 242
Iterating global reduction 2 with 8 rules applied. Total rules applied 366 place count 135 transition count 242
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 373 place count 128 transition count 228
Iterating global reduction 2 with 7 rules applied. Total rules applied 380 place count 128 transition count 228
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 386 place count 122 transition count 210
Iterating global reduction 2 with 6 rules applied. Total rules applied 392 place count 122 transition count 210
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 2 with 6 rules applied. Total rules applied 398 place count 122 transition count 204
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 3 with 14 rules applied. Total rules applied 412 place count 115 transition count 197
Partial Post-agglomeration rule applied 3 times.
Drop transitions removed 3 transitions
Iterating global reduction 3 with 3 rules applied. Total rules applied 415 place count 115 transition count 197
Applied a total of 415 rules in 32 ms. Remains 115 /302 variables (removed 187) and now considering 197/472 (removed 275) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 32 ms. Remains : 115/302 places, 197/472 transitions.
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 5 ms
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 6 ms
[2023-03-19 14:41:05] [INFO ] Input system was already deterministic with 197 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Drop transitions removed 127 transitions
Trivial Post-agglo rules discarded 127 transitions
Performed 127 trivial Post agglomeration. Transition count delta: 127
Iterating post reduction 0 with 127 rules applied. Total rules applied 127 place count 302 transition count 345
Reduce places removed 127 places and 0 transitions.
Ensure Unique test removed 32 transitions
Reduce isomorphic transitions removed 32 transitions.
Iterating post reduction 1 with 159 rules applied. Total rules applied 286 place count 175 transition count 313
Performed 31 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 31 Pre rules applied. Total rules applied 286 place count 175 transition count 282
Deduced a syphon composed of 31 places in 1 ms
Reduce places removed 31 places and 0 transitions.
Iterating global reduction 2 with 62 rules applied. Total rules applied 348 place count 144 transition count 282
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 350 place count 142 transition count 218
Iterating global reduction 2 with 2 rules applied. Total rules applied 352 place count 142 transition count 218
Discarding 16 places :
Symmetric choice reduction at 2 with 16 rule applications. Total rules 368 place count 126 transition count 202
Iterating global reduction 2 with 16 rules applied. Total rules applied 384 place count 126 transition count 202
Discarding 15 places :
Symmetric choice reduction at 2 with 15 rule applications. Total rules 399 place count 111 transition count 172
Iterating global reduction 2 with 15 rules applied. Total rules applied 414 place count 111 transition count 172
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 428 place count 97 transition count 144
Iterating global reduction 2 with 14 rules applied. Total rules applied 442 place count 97 transition count 144
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 2 with 14 rules applied. Total rules applied 456 place count 97 transition count 130
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 3 with 16 rules applied. Total rules applied 472 place count 89 transition count 122
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 3 with 14 rules applied. Total rules applied 486 place count 82 transition count 115
Applied a total of 486 rules in 23 ms. Remains 82 /302 variables (removed 220) and now considering 115/472 (removed 357) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 23 ms. Remains : 82/302 places, 115/472 transitions.
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 3 ms
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 4 ms
[2023-03-19 14:41:05] [INFO ] Input system was already deterministic with 115 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Discarding 95 places :
Symmetric choice reduction at 0 with 95 rule applications. Total rules 95 place count 207 transition count 377
Iterating global reduction 0 with 95 rules applied. Total rules applied 190 place count 207 transition count 377
Applied a total of 190 rules in 6 ms. Remains 207 /302 variables (removed 95) and now considering 377/472 (removed 95) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 207/302 places, 377/472 transitions.
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 11 ms
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 11 ms
[2023-03-19 14:41:05] [INFO ] Input system was already deterministic with 377 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Discarding 91 places :
Symmetric choice reduction at 0 with 91 rule applications. Total rules 91 place count 211 transition count 381
Iterating global reduction 0 with 91 rules applied. Total rules applied 182 place count 211 transition count 381
Applied a total of 182 rules in 6 ms. Remains 211 /302 variables (removed 91) and now considering 381/472 (removed 91) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 211/302 places, 381/472 transitions.
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 10 ms
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 11 ms
[2023-03-19 14:41:05] [INFO ] Input system was already deterministic with 381 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Discarding 95 places :
Symmetric choice reduction at 0 with 95 rule applications. Total rules 95 place count 207 transition count 377
Iterating global reduction 0 with 95 rules applied. Total rules applied 190 place count 207 transition count 377
Applied a total of 190 rules in 6 ms. Remains 207 /302 variables (removed 95) and now considering 377/472 (removed 95) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 207/302 places, 377/472 transitions.
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 10 ms
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 10 ms
[2023-03-19 14:41:05] [INFO ] Input system was already deterministic with 377 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Discarding 95 places :
Symmetric choice reduction at 0 with 95 rule applications. Total rules 95 place count 207 transition count 377
Iterating global reduction 0 with 95 rules applied. Total rules applied 190 place count 207 transition count 377
Applied a total of 190 rules in 6 ms. Remains 207 /302 variables (removed 95) and now considering 377/472 (removed 95) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 207/302 places, 377/472 transitions.
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 10 ms
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 10 ms
[2023-03-19 14:41:05] [INFO ] Input system was already deterministic with 377 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Performed 122 Post agglomeration using F-continuation condition.Transition count delta: 122
Iterating post reduction 0 with 122 rules applied. Total rules applied 122 place count 302 transition count 350
Reduce places removed 122 places and 0 transitions.
Ensure Unique test removed 30 transitions
Reduce isomorphic transitions removed 30 transitions.
Iterating post reduction 1 with 152 rules applied. Total rules applied 274 place count 180 transition count 320
Performed 31 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 31 Pre rules applied. Total rules applied 274 place count 180 transition count 289
Deduced a syphon composed of 31 places in 0 ms
Reduce places removed 31 places and 0 transitions.
Iterating global reduction 2 with 62 rules applied. Total rules applied 336 place count 149 transition count 289
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 339 place count 146 transition count 286
Iterating global reduction 2 with 3 rules applied. Total rules applied 342 place count 146 transition count 286
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 2 with 16 rules applied. Total rules applied 358 place count 138 transition count 278
Applied a total of 358 rules in 17 ms. Remains 138 /302 variables (removed 164) and now considering 278/472 (removed 194) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 17 ms. Remains : 138/302 places, 278/472 transitions.
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 7 ms
[2023-03-19 14:41:05] [INFO ] Flatten gal took : 7 ms
[2023-03-19 14:41:06] [INFO ] Input system was already deterministic with 278 transitions.
[2023-03-19 14:41:06] [INFO ] Flatten gal took : 36 ms
[2023-03-19 14:41:06] [INFO ] Flatten gal took : 34 ms
[2023-03-19 14:41:06] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 25 ms.
[2023-03-19 14:41:06] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 302 places, 472 transitions and 1416 arcs took 2 ms.
Total runtime 4975 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT UtilityControlRoom-PT-Z4T3N08
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA UtilityControlRoom-PT-Z4T3N08-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T3N08-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T3N08-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T3N08-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T3N08-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T3N08-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T3N08-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T3N08-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679237251015

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: LAUNCH task # 19 (type EXCL) for 12 UtilityControlRoom-PT-Z4T3N08-CTLFireability-05
lola: time limit : 149 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 AGEF EXCL 5/211 4/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 759173 m, 151834 m/sec, 906791 t fired, .

Time elapsed: 13 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 AGEF EXCL 10/211 7/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 1505985 m, 149362 m/sec, 1830795 t fired, .

Time elapsed: 18 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 AGEF EXCL 15/211 10/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 2224165 m, 143636 m/sec, 2733186 t fired, .

Time elapsed: 23 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 AGEF EXCL 20/211 12/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 2928787 m, 140924 m/sec, 3629338 t fired, .

Time elapsed: 28 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 AGEF EXCL 25/211 15/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 3616111 m, 137464 m/sec, 4522872 t fired, .

Time elapsed: 33 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 AGEF EXCL 30/211 18/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 4300806 m, 136939 m/sec, 5419793 t fired, .

Time elapsed: 38 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 AGEF EXCL 35/211 21/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 4974834 m, 134805 m/sec, 6305998 t fired, .

Time elapsed: 43 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 AGEF EXCL 40/211 23/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 5644226 m, 133878 m/sec, 7189904 t fired, .

Time elapsed: 48 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 AGEF EXCL 45/211 26/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 6300220 m, 131198 m/sec, 8070009 t fired, .

Time elapsed: 53 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 AGEF EXCL 50/211 28/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 6957163 m, 131388 m/sec, 8944456 t fired, .

Time elapsed: 58 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 AGEF EXCL 55/211 31/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 7612670 m, 131101 m/sec, 9816495 t fired, .

Time elapsed: 63 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 19 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 68 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 48 (type EXCL) for 47 UtilityControlRoom-PT-Z4T3N08-CTLFireability-14
lola: time limit : 220 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 5/220 7/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-14 1257610 m, 251522 m/sec, 1604877 t fired, .

Time elapsed: 73 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 10/220 13/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-14 2353535 m, 219185 m/sec, 3048200 t fired, .

Time elapsed: 78 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 15/220 18/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-14 3341165 m, 197526 m/sec, 4394535 t fired, .

Time elapsed: 83 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 20/220 23/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-14 4282131 m, 188193 m/sec, 5680128 t fired, .

Time elapsed: 88 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 25/220 28/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-14 5189857 m, 181545 m/sec, 6927949 t fired, .

Time elapsed: 93 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 48 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 98 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 45 (type EXCL) for 44 UtilityControlRoom-PT-Z4T3N08-CTLFireability-13
lola: time limit : 233 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLFireability-13
lola: result : false
lola: markings : 9
lola: fired transitions : 18
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 UtilityControlRoom-PT-Z4T3N08-CTLFireability-12
lola: time limit : 250 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLFireability-12
lola: result : false
lola: markings : 406
lola: fired transitions : 784
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 UtilityControlRoom-PT-Z4T3N08-CTLFireability-11
lola: time limit : 269 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 5/269 7/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-11 987495 m, 197499 m/sec, 1468872 t fired, .

Time elapsed: 103 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 10/269 12/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-11 1866944 m, 175889 m/sec, 2785499 t fired, .

Time elapsed: 108 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 15/269 18/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-11 2708367 m, 168284 m/sec, 4046523 t fired, .

Time elapsed: 113 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 20/269 23/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-11 3538874 m, 166101 m/sec, 5301611 t fired, .

Time elapsed: 118 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 25/269 28/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-11 4341004 m, 160426 m/sec, 6501979 t fired, .

Time elapsed: 123 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 30/269 32/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-11 5103346 m, 152468 m/sec, 7661391 t fired, .

Time elapsed: 128 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 39 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 133 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 30 (type EXCL) for 29 UtilityControlRoom-PT-Z4T3N08-CTLFireability-08
lola: time limit : 288 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 5/288 6/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-08 806188 m, 161237 m/sec, 1759601 t fired, .

Time elapsed: 138 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 10/288 10/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-08 1531854 m, 145133 m/sec, 3381297 t fired, .

Time elapsed: 143 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 15/288 14/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-08 2234475 m, 140524 m/sec, 4980462 t fired, .

Time elapsed: 148 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 20/288 19/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-08 2951058 m, 143316 m/sec, 6606580 t fired, .

Time elapsed: 153 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 25/288 23/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-08 3656599 m, 141108 m/sec, 8259766 t fired, .

Time elapsed: 158 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 30/288 27/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-08 4343505 m, 137381 m/sec, 9829091 t fired, .

Time elapsed: 163 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 35/288 31/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-08 5033832 m, 138065 m/sec, 11392069 t fired, .

Time elapsed: 168 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 30 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 173 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 27 (type EXCL) for 26 UtilityControlRoom-PT-Z4T3N08-CTLFireability-07
lola: time limit : 311 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLFireability-07
lola: result : false
lola: markings : 5207
lola: fired transitions : 17267
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 23 UtilityControlRoom-PT-Z4T3N08-CTLFireability-06
lola: time limit : 342 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLFireability-06
lola: result : false
lola: markings : 149805
lola: fired transitions : 471380
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 21 (type EXCL) for 12 UtilityControlRoom-PT-Z4T3N08-CTLFireability-05
lola: time limit : 380 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 1 1 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 4/380 3/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 487208 m, 97441 m/sec, 1197404 t fired, .

Time elapsed: 178 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 1 1 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 9/380 6/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 1051782 m, 112914 m/sec, 2867955 t fired, .

Time elapsed: 183 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 1 1 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 14/380 9/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 1639628 m, 117569 m/sec, 4510830 t fired, .

Time elapsed: 188 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 1 1 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 19/380 12/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 2168191 m, 105712 m/sec, 6192623 t fired, .

Time elapsed: 193 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 1 1 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 24/380 15/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 2779418 m, 122245 m/sec, 7722892 t fired, .

Time elapsed: 198 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 1 1 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 29/380 18/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 3327723 m, 109661 m/sec, 9410072 t fired, .

Time elapsed: 203 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 1 1 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 34/380 21/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 3877378 m, 109931 m/sec, 11023450 t fired, .

Time elapsed: 208 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 1 1 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 39/380 24/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 4423237 m, 109171 m/sec, 12632197 t fired, .

Time elapsed: 213 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 1 1 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 44/380 27/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 5011635 m, 117679 m/sec, 13999522 t fired, .

Time elapsed: 218 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 1 1 0 3 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 49/380 30/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 5554344 m, 108541 m/sec, 15462231 t fired, .

Time elapsed: 223 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 21 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 1 0 0 3 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 228 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 15 (type EXCL) for 12 UtilityControlRoom-PT-Z4T3N08-CTLFireability-05
lola: time limit : 421 sec
lola: memory limit: 32 pages
lola: FINISHED task # 15 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLFireability-05
lola: result : false
lola: markings : 8
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 UtilityControlRoom-PT-Z4T3N08-CTLFireability-04
lola: time limit : 481 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLFireability-04
lola: result : true
lola: markings : 9
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 UtilityControlRoom-PT-Z4T3N08-CTLFireability-02
lola: time limit : 562 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/562 3/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 433662 m, 86732 m/sec, 700996 t fired, .

Time elapsed: 233 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/562 6/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 838120 m, 80891 m/sec, 1370178 t fired, .

Time elapsed: 238 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/562 8/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 1192802 m, 70936 m/sec, 2019734 t fired, .

Time elapsed: 243 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/562 10/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 1566381 m, 74715 m/sec, 2660150 t fired, .

Time elapsed: 248 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/562 12/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 1936105 m, 73944 m/sec, 3278567 t fired, .

Time elapsed: 253 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/562 14/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 2279413 m, 68661 m/sec, 3887473 t fired, .

Time elapsed: 258 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/562 16/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 2612817 m, 66680 m/sec, 4492814 t fired, .

Time elapsed: 263 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/562 19/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 2959220 m, 69280 m/sec, 5088531 t fired, .

Time elapsed: 268 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/562 21/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 3310401 m, 70236 m/sec, 5692640 t fired, .

Time elapsed: 273 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/562 22/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 3612184 m, 60356 m/sec, 6260981 t fired, .

Time elapsed: 278 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/562 24/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 3928359 m, 63235 m/sec, 6847016 t fired, .

Time elapsed: 283 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/562 26/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 4244864 m, 63301 m/sec, 7417419 t fired, .

Time elapsed: 288 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/562 28/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 4545779 m, 60183 m/sec, 7985053 t fired, .

Time elapsed: 293 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/562 30/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 4862949 m, 63434 m/sec, 8548970 t fired, .

Time elapsed: 298 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 75/562 32/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 5176708 m, 62751 m/sec, 9112197 t fired, .

Time elapsed: 303 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 4 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 308 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 33 (type EXCL) for 32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-09
lola: time limit : 658 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLFireability-09
lola: result : true
lola: markings : 41
lola: fired transitions : 123
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 UtilityControlRoom-PT-Z4T3N08-CTLFireability-10
lola: time limit : 823 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 5/823 6/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-10 1247320 m, 249464 m/sec, 3199008 t fired, .

Time elapsed: 313 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 10/823 11/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-10 2326912 m, 215918 m/sec, 6037804 t fired, .

Time elapsed: 318 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 15/823 15/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-10 3370117 m, 208641 m/sec, 8788767 t fired, .

Time elapsed: 323 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 20/823 19/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-10 4375754 m, 201127 m/sec, 11476641 t fired, .

Time elapsed: 328 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 25/823 24/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-10 5370999 m, 199049 m/sec, 14151536 t fired, .

Time elapsed: 333 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 30/823 28/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-10 6334622 m, 192724 m/sec, 16776456 t fired, .

Time elapsed: 338 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 35/823 32/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-10 7263999 m, 185875 m/sec, 19316669 t fired, .

Time elapsed: 343 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 36 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 348 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 51 (type EXCL) for 50 UtilityControlRoom-PT-Z4T3N08-CTLFireability-15
lola: time limit : 1084 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLFireability-15
lola: result : true
lola: markings : 119522
lola: fired transitions : 159627
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 UtilityControlRoom-PT-Z4T3N08-CTLFireability-03
lola: time limit : 1626 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLFireability-03
lola: result : true
lola: markings : 8448
lola: fired transitions : 9218
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-PT-Z4T3N08-CTLFireability-01
lola: time limit : 3251 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 4/3251 6/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-01 1082807 m, 216561 m/sec, 2167637 t fired, .

Time elapsed: 353 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 9/3251 11/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-01 2158934 m, 215225 m/sec, 4451691 t fired, .

Time elapsed: 358 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 14/3251 16/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-01 3166342 m, 201481 m/sec, 6601245 t fired, .

Time elapsed: 363 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 19/3251 21/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-01 4101471 m, 187025 m/sec, 8651038 t fired, .

Time elapsed: 368 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 24/3251 25/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-01 5033258 m, 186357 m/sec, 10699847 t fired, .

Time elapsed: 373 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 29/3251 29/32 UtilityControlRoom-PT-Z4T3N08-CTLFireability-01 5845766 m, 162501 m/sec, 12735363 t fired, .

Time elapsed: 378 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 1 (type EXCL) for UtilityControlRoom-PT-Z4T3N08-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 383 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: Portfolio finished: no open tasks 15

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01: CTL unknown AGGR
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02: CTL unknown AGGR
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05: DISJ unknown DISJ
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08: CTL unknown AGGR
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10: CTL unknown AGGR
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11: CTL unknown AGGR
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14: CTL unknown AGGR
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15: CTL true CTL model checker


Time elapsed: 383 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z4T3N08"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is UtilityControlRoom-PT-Z4T3N08, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r487-tall-167912704101170"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z4T3N08.tgz
mv UtilityControlRoom-PT-Z4T3N08 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;