Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r487-tall-167912704001146.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is UtilityControlRoom-PT-Z2T4N08, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r487-tall-167912704001146
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.3M
-rw-r--r-- 1 mcc users 28K Feb 26 14:36 CTLCardinality.txt
-rw-r--r-- 1 mcc users 150K Feb 26 14:36 CTLCardinality.xml
-rw-r--r-- 1 mcc users 37K Feb 26 14:34 CTLFireability.txt
-rw-r--r-- 1 mcc users 159K Feb 26 14:34 CTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 17:25 LTLCardinality.txt
-rw-r--r-- 1 mcc users 45K Feb 25 17:25 LTLCardinality.xml
-rw-r--r-- 1 mcc users 17K Feb 25 17:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 55K Feb 25 17:25 LTLFireability.xml
-rw-r--r-- 1 mcc users 46K Feb 26 14:41 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 243K Feb 26 14:41 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 66K Feb 26 14:40 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 280K Feb 26 14:40 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.0K Feb 25 17:25 UpperBounds.txt
-rw-r--r-- 1 mcc users 6.4K Feb 25 17:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 93K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-00
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-01
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-02
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-03
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-04
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-05
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-06
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-07
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-08
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-09
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-10
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-11
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-12
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-13
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-14
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679233599048

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-PT-Z2T4N08
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 13:46:40] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 13:46:40] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 13:46:40] [INFO ] Load time of PNML (sax parser for PT used): 44 ms
[2023-03-19 13:46:40] [INFO ] Transformed 140 places.
[2023-03-19 13:46:40] [INFO ] Transformed 216 transitions.
[2023-03-19 13:46:40] [INFO ] Parsed PT model containing 140 places and 216 transitions and 680 arcs in 115 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 15 ms.
[2023-03-19 13:46:40] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 13:46:40] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 13:46:40] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 13:46:40] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 13:46:40] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 13:46:40] [INFO ] Reduced 8 identical enabling conditions.
Ensure Unique test removed 32 transitions
Reduce redundant transitions removed 32 transitions.
Support contains 140 out of 140 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Applied a total of 0 rules in 9 ms. Remains 140 /140 variables (removed 0) and now considering 184/184 (removed 0) transitions.
// Phase 1: matrix 184 rows 140 cols
[2023-03-19 13:46:40] [INFO ] Computed 19 place invariants in 19 ms
[2023-03-19 13:46:41] [INFO ] Implicit Places using invariants in 344 ms returned []
[2023-03-19 13:46:41] [INFO ] Invariant cache hit.
[2023-03-19 13:46:41] [INFO ] Implicit Places using invariants and state equation in 109 ms returned []
Implicit Place search using SMT with State Equation took 484 ms to find 0 implicit places.
[2023-03-19 13:46:41] [INFO ] Invariant cache hit.
[2023-03-19 13:46:41] [INFO ] Dead Transitions using invariants and state equation in 120 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 615 ms. Remains : 140/140 places, 184/184 transitions.
Support contains 140 out of 140 places after structural reductions.
[2023-03-19 13:46:41] [INFO ] Flatten gal took : 40 ms
[2023-03-19 13:46:41] [INFO ] Flatten gal took : 34 ms
[2023-03-19 13:46:41] [INFO ] Input system was already deterministic with 184 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 283 ms. (steps per millisecond=35 ) properties (out of 63) seen :62
Finished Best-First random walk after 478 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=239 )
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 14 ms
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 17 ms
[2023-03-19 13:46:42] [INFO ] Input system was already deterministic with 184 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 0 with 16 rules applied. Total rules applied 48 place count 116 transition count 160
Applied a total of 48 rules in 26 ms. Remains 116 /140 variables (removed 24) and now considering 160/184 (removed 24) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 26 ms. Remains : 116/140 places, 160/184 transitions.
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 8 ms
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 8 ms
[2023-03-19 13:46:42] [INFO ] Input system was already deterministic with 160 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Applied a total of 32 rules in 7 ms. Remains 124 /140 variables (removed 16) and now considering 168/184 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 124/140 places, 168/184 transitions.
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 8 ms
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 8 ms
[2023-03-19 13:46:42] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Applied a total of 32 rules in 5 ms. Remains 124 /140 variables (removed 16) and now considering 168/184 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 124/140 places, 168/184 transitions.
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 8 ms
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 8 ms
[2023-03-19 13:46:42] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Applied a total of 0 rules in 1 ms. Remains 140 /140 variables (removed 0) and now considering 184/184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 140/140 places, 184/184 transitions.
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 8 ms
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 9 ms
[2023-03-19 13:46:42] [INFO ] Input system was already deterministic with 184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Applied a total of 32 rules in 3 ms. Remains 124 /140 variables (removed 16) and now considering 168/184 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 124/140 places, 168/184 transitions.
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 8 ms
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 9 ms
[2023-03-19 13:46:42] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Applied a total of 0 rules in 5 ms. Remains 140 /140 variables (removed 0) and now considering 184/184 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 140/140 places, 184/184 transitions.
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 7 ms
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 8 ms
[2023-03-19 13:46:42] [INFO ] Input system was already deterministic with 184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Applied a total of 0 rules in 1 ms. Remains 140 /140 variables (removed 0) and now considering 184/184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 140/140 places, 184/184 transitions.
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 6 ms
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 7 ms
[2023-03-19 13:46:42] [INFO ] Input system was already deterministic with 184 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Drop transitions removed 32 transitions
Trivial Post-agglo rules discarded 32 transitions
Performed 32 trivial Post agglomeration. Transition count delta: 32
Iterating post reduction 0 with 32 rules applied. Total rules applied 32 place count 140 transition count 152
Reduce places removed 32 places and 0 transitions.
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 48 rules applied. Total rules applied 80 place count 108 transition count 136
Performed 16 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 16 Pre rules applied. Total rules applied 80 place count 108 transition count 120
Deduced a syphon composed of 16 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 2 with 32 rules applied. Total rules applied 112 place count 92 transition count 120
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 113 place count 91 transition count 104
Iterating global reduction 2 with 1 rules applied. Total rules applied 114 place count 91 transition count 104
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 122 place count 83 transition count 96
Iterating global reduction 2 with 8 rules applied. Total rules applied 130 place count 83 transition count 96
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 138 place count 75 transition count 80
Iterating global reduction 2 with 8 rules applied. Total rules applied 146 place count 75 transition count 80
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 154 place count 67 transition count 72
Iterating global reduction 2 with 8 rules applied. Total rules applied 162 place count 67 transition count 72
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 2 with 8 rules applied. Total rules applied 170 place count 67 transition count 64
Applied a total of 170 rules in 15 ms. Remains 67 /140 variables (removed 73) and now considering 64/184 (removed 120) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 15 ms. Remains : 67/140 places, 64/184 transitions.
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 2 ms
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 2 ms
[2023-03-19 13:46:42] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Performed 31 Post agglomeration using F-continuation condition.Transition count delta: 31
Iterating post reduction 0 with 31 rules applied. Total rules applied 31 place count 140 transition count 153
Reduce places removed 31 places and 0 transitions.
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 47 rules applied. Total rules applied 78 place count 109 transition count 137
Performed 16 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 16 Pre rules applied. Total rules applied 78 place count 109 transition count 121
Deduced a syphon composed of 16 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 2 with 32 rules applied. Total rules applied 110 place count 93 transition count 121
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 2 with 16 rules applied. Total rules applied 126 place count 85 transition count 113
Applied a total of 126 rules in 11 ms. Remains 85 /140 variables (removed 55) and now considering 113/184 (removed 71) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 85/140 places, 113/184 transitions.
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 4 ms
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 4 ms
[2023-03-19 13:46:42] [INFO ] Input system was already deterministic with 113 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 13 place count 127 transition count 171
Iterating global reduction 0 with 13 rules applied. Total rules applied 26 place count 127 transition count 171
Applied a total of 26 rules in 3 ms. Remains 127 /140 variables (removed 13) and now considering 171/184 (removed 13) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 127/140 places, 171/184 transitions.
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 5 ms
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 5 ms
[2023-03-19 13:46:42] [INFO ] Input system was already deterministic with 171 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 14 place count 126 transition count 170
Iterating global reduction 0 with 14 rules applied. Total rules applied 28 place count 126 transition count 170
Applied a total of 28 rules in 3 ms. Remains 126 /140 variables (removed 14) and now considering 170/184 (removed 14) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 126/140 places, 170/184 transitions.
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 5 ms
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 6 ms
[2023-03-19 13:46:42] [INFO ] Input system was already deterministic with 170 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Performed 27 Post agglomeration using F-continuation condition.Transition count delta: 27
Iterating post reduction 0 with 27 rules applied. Total rules applied 27 place count 140 transition count 157
Reduce places removed 27 places and 0 transitions.
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 1 with 39 rules applied. Total rules applied 66 place count 113 transition count 145
Performed 14 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 14 Pre rules applied. Total rules applied 66 place count 113 transition count 131
Deduced a syphon composed of 14 places in 0 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 2 with 28 rules applied. Total rules applied 94 place count 99 transition count 131
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 95 place count 98 transition count 130
Iterating global reduction 2 with 1 rules applied. Total rules applied 96 place count 98 transition count 130
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 2 with 14 rules applied. Total rules applied 110 place count 91 transition count 123
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 2 with 1 rules applied. Total rules applied 111 place count 91 transition count 123
Applied a total of 111 rules in 14 ms. Remains 91 /140 variables (removed 49) and now considering 123/184 (removed 61) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 14 ms. Remains : 91/140 places, 123/184 transitions.
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 4 ms
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 4 ms
[2023-03-19 13:46:42] [INFO ] Input system was already deterministic with 123 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 13 place count 127 transition count 171
Iterating global reduction 0 with 13 rules applied. Total rules applied 26 place count 127 transition count 171
Applied a total of 26 rules in 2 ms. Remains 127 /140 variables (removed 13) and now considering 171/184 (removed 13) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 127/140 places, 171/184 transitions.
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 5 ms
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 5 ms
[2023-03-19 13:46:42] [INFO ] Input system was already deterministic with 171 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Drop transitions removed 32 transitions
Trivial Post-agglo rules discarded 32 transitions
Performed 32 trivial Post agglomeration. Transition count delta: 32
Iterating post reduction 0 with 32 rules applied. Total rules applied 32 place count 140 transition count 152
Reduce places removed 32 places and 0 transitions.
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 48 rules applied. Total rules applied 80 place count 108 transition count 136
Performed 15 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 15 Pre rules applied. Total rules applied 80 place count 108 transition count 121
Deduced a syphon composed of 15 places in 0 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 2 with 30 rules applied. Total rules applied 110 place count 93 transition count 121
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 111 place count 92 transition count 105
Iterating global reduction 2 with 1 rules applied. Total rules applied 112 place count 92 transition count 105
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 120 place count 84 transition count 97
Iterating global reduction 2 with 8 rules applied. Total rules applied 128 place count 84 transition count 97
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 135 place count 77 transition count 83
Iterating global reduction 2 with 7 rules applied. Total rules applied 142 place count 77 transition count 83
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 149 place count 70 transition count 76
Iterating global reduction 2 with 7 rules applied. Total rules applied 156 place count 70 transition count 76
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 2 with 7 rules applied. Total rules applied 163 place count 70 transition count 69
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 7 Pre rules applied. Total rules applied 163 place count 70 transition count 62
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 3 with 14 rules applied. Total rules applied 177 place count 63 transition count 62
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Ensure Unique test removed 1 places
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 3 with 17 rules applied. Total rules applied 194 place count 54 transition count 54
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 3 with 14 rules applied. Total rules applied 208 place count 47 transition count 47
Applied a total of 208 rules in 13 ms. Remains 47 /140 variables (removed 93) and now considering 47/184 (removed 137) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 47/140 places, 47/184 transitions.
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 2 ms
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 2 ms
[2023-03-19 13:46:42] [INFO ] Input system was already deterministic with 47 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Performed 32 Post agglomeration using F-continuation condition.Transition count delta: 32
Iterating post reduction 0 with 32 rules applied. Total rules applied 32 place count 140 transition count 152
Reduce places removed 32 places and 0 transitions.
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 48 rules applied. Total rules applied 80 place count 108 transition count 136
Performed 16 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 16 Pre rules applied. Total rules applied 80 place count 108 transition count 120
Deduced a syphon composed of 16 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 2 with 32 rules applied. Total rules applied 112 place count 92 transition count 120
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 2 with 16 rules applied. Total rules applied 128 place count 84 transition count 112
Applied a total of 128 rules in 9 ms. Remains 84 /140 variables (removed 56) and now considering 112/184 (removed 72) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9 ms. Remains : 84/140 places, 112/184 transitions.
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 4 ms
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 4 ms
[2023-03-19 13:46:42] [INFO ] Input system was already deterministic with 112 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 14 place count 126 transition count 170
Iterating global reduction 0 with 14 rules applied. Total rules applied 28 place count 126 transition count 170
Applied a total of 28 rules in 2 ms. Remains 126 /140 variables (removed 14) and now considering 170/184 (removed 14) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 126/140 places, 170/184 transitions.
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 5 ms
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 5 ms
[2023-03-19 13:46:42] [INFO ] Input system was already deterministic with 170 transitions.
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 13 ms
[2023-03-19 13:46:42] [INFO ] Flatten gal took : 13 ms
[2023-03-19 13:46:43] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 13 ms.
[2023-03-19 13:46:43] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 140 places, 184 transitions and 552 arcs took 1 ms.
Total runtime 2649 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT UtilityControlRoom-PT-Z2T4N08
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA UtilityControlRoom-PT-Z2T4N08-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679233765329

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 80 (type SKEL/SRCH) for 6 UtilityControlRoom-PT-Z2T4N08-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 80 (type SKEL/SRCH) for UtilityControlRoom-PT-Z2T4N08-CTLFireability-02
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 81 (type SKEL/SRCH) for 6 UtilityControlRoom-PT-Z2T4N08-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 81 (type SKEL/SRCH) for UtilityControlRoom-PT-Z2T4N08-CTLFireability-02
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 4 (type EXCL) for 3 UtilityControlRoom-PT-Z2T4N08-CTLFireability-01
lola: time limit : 94 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 4 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-CTLFireability-01
lola: result : true
lola: markings : 189
lola: fired transitions : 242
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-PT-Z2T4N08-CTLFireability-00
lola: time limit : 99 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 83 (type SKEL/SRCH) for 6 UtilityControlRoom-PT-Z2T4N08-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 83 (type SKEL/SRCH) for UtilityControlRoom-PT-Z2T4N08-CTLFireability-02
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 86 (type FNDP) for 49 UtilityControlRoom-PT-Z2T4N08-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 87 (type EQUN) for 49 UtilityControlRoom-PT-Z2T4N08-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 89 (type SRCH) for 49 UtilityControlRoom-PT-Z2T4N08-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 89 (type SRCH) for UtilityControlRoom-PT-Z2T4N08-CTLFireability-07
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 86 (type FNDP) for UtilityControlRoom-PT-Z2T4N08-CTLFireability-07
lola: result : true
lola: fired transitions : 7
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 87 (type EQUN) for UtilityControlRoom-PT-Z2T4N08-CTLFireability-07 (obsolete)
lola: FINISHED task # 87 (type EQUN) for UtilityControlRoom-PT-Z2T4N08-CTLFireability-07
lola: result : unknown
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/199 4/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-00 823635 m, 164727 m/sec, 3249035 t fired, .

Time elapsed: 7 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/199 8/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-00 1523264 m, 139925 m/sec, 6482522 t fired, .

Time elapsed: 12 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/199 11/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-00 2188508 m, 133048 m/sec, 9701294 t fired, .

Time elapsed: 17 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/199 14/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-00 2797307 m, 121759 m/sec, 12725855 t fired, .

Time elapsed: 22 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/199 16/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-00 3367411 m, 114020 m/sec, 15616621 t fired, .

Time elapsed: 27 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/199 19/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-00 3926477 m, 111813 m/sec, 18482209 t fired, .

Time elapsed: 32 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/199 22/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-00 4507188 m, 116142 m/sec, 21468174 t fired, .

Time elapsed: 37 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/199 24/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-00 5090930 m, 116748 m/sec, 24494518 t fired, .

Time elapsed: 42 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/199 27/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-00 5654230 m, 112660 m/sec, 27486018 t fired, .

Time elapsed: 47 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/199 30/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-00 6212810 m, 111716 m/sec, 30473103 t fired, .

Time elapsed: 52 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/199 32/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-00 6767805 m, 110999 m/sec, 33493106 t fired, .

Time elapsed: 57 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 62 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 78 (type EXCL) for 77 UtilityControlRoom-PT-Z2T4N08-CTLFireability-15
lola: time limit : 208 sec
lola: memory limit: 32 pages
lola: FINISHED task # 78 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-CTLFireability-15
lola: result : true
lola: markings : 83
lola: fired transitions : 142
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 69 (type EXCL) for 68 UtilityControlRoom-PT-Z2T4N08-CTLFireability-12
lola: time limit : 221 sec
lola: memory limit: 32 pages
lola: FINISHED task # 69 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-CTLFireability-12
lola: result : true
lola: markings : 1721
lola: fired transitions : 1984
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 63 (type EXCL) for 62 UtilityControlRoom-PT-Z2T4N08-CTLFireability-10
lola: time limit : 235 sec
lola: memory limit: 32 pages
lola: FINISHED task # 63 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-CTLFireability-10
lola: result : true
lola: markings : 18017
lola: fired transitions : 80636
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 60 (type EXCL) for 59 UtilityControlRoom-PT-Z2T4N08-CTLFireability-09
lola: time limit : 252 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 5/252 7/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-09 1328792 m, 265758 m/sec, 2612515 t fired, .

Time elapsed: 67 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 10/252 13/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-09 2480549 m, 230351 m/sec, 5159903 t fired, .

Time elapsed: 72 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 15/252 18/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-09 3550396 m, 213969 m/sec, 7646176 t fired, .

Time elapsed: 77 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 20/252 23/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-09 4571656 m, 204252 m/sec, 10093598 t fired, .

Time elapsed: 82 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 25/252 28/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-09 5566973 m, 199063 m/sec, 12515298 t fired, .

Time elapsed: 87 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 30/252 32/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-09 6528134 m, 192232 m/sec, 14914244 t fired, .

Time elapsed: 92 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 60 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 97 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 47 (type EXCL) for 46 UtilityControlRoom-PT-Z2T4N08-CTLFireability-06
lola: time limit : 269 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-CTLFireability-06
lola: result : false
lola: markings : 173889
lola: fired transitions : 293966
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 UtilityControlRoom-PT-Z2T4N08-CTLFireability-04
lola: time limit : 291 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 5/291 6/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-04 1145736 m, 229147 m/sec, 3716339 t fired, .

Time elapsed: 102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 10/291 11/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-04 2247940 m, 220440 m/sec, 7708076 t fired, .

Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 15/291 16/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-04 3310885 m, 212589 m/sec, 11669627 t fired, .

Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 20/291 21/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-04 4303552 m, 198533 m/sec, 15517169 t fired, .

Time elapsed: 117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 25/291 25/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-04 5212329 m, 181755 m/sec, 19288539 t fired, .

Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 30/291 30/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-04 6267713 m, 211076 m/sec, 23211357 t fired, .

Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 25 UtilityControlRoom-PT-Z2T4N08-CTLFireability-03
lola: time limit : 315 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 3 1 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 5/315 7/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-03 1308160 m, 261632 m/sec, 2094256 t fired, .

Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 3 1 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 10/315 13/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-03 2455061 m, 229380 m/sec, 4162270 t fired, .

Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 3 1 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 15/315 18/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-03 3663681 m, 241724 m/sec, 6166719 t fired, .

Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 3 1 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 20/315 24/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-03 4740334 m, 215330 m/sec, 8189348 t fired, .

Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 3 1 0 4 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 25/315 29/32 UtilityControlRoom-PT-Z2T4N08-CTLFireability-03 5802135 m, 212360 m/sec, 10211226 t fired, .

Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 38 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ 0 2 0 0 7 0 0 1
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ 0 3 0 0 4 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL) for 25 UtilityControlRoom-PT-Z2T4N08-CTLFireability-03
lola: time limit : 343 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-CTLFireability-03
lola: result : false
lola: markings : 222
lola: fired transitions : 265
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 6 UtilityControlRoom-PT-Z2T4N08-CTLFireability-02
lola: time limit : 382 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-CTLFireability-02
lola: result : true
lola: markings : 154
lola: fired transitions : 161
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 84 (type EXCL) for 71 UtilityControlRoom-PT-Z2T4N08-CTLFireability-13
lola: time limit : 491 sec
lola: memory limit: 32 pages
lola: FINISHED task # 84 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-CTLFireability-13
lola: result : true
lola: markings : 28
lola: fired transitions : 28
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 75 (type EXCL) for 74 UtilityControlRoom-PT-Z2T4N08-CTLFireability-14
lola: time limit : 573 sec
lola: memory limit: 32 pages
lola: FINISHED task # 75 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-CTLFireability-14
lola: result : true
lola: markings : 38265
lola: fired transitions : 63732
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 57 (type EXCL) for 56 UtilityControlRoom-PT-Z2T4N08-CTLFireability-08
lola: time limit : 687 sec
lola: memory limit: 32 pages
lola: FINISHED task # 57 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-CTLFireability-08
lola: result : true
lola: markings : 27
lola: fired transitions : 27
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 25 UtilityControlRoom-PT-Z2T4N08-CTLFireability-03
lola: time limit : 859 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-CTLFireability-03
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 66 (type EXCL) for 65 UtilityControlRoom-PT-Z2T4N08-CTLFireability-11
lola: time limit : 1146 sec
lola: memory limit: 32 pages
lola: FINISHED task # 66 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-CTLFireability-11
lola: result : true
lola: markings : 69
lola: fired transitions : 209
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 25 UtilityControlRoom-PT-Z2T4N08-CTLFireability-03
lola: time limit : 1719 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-CTLFireability-03
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 UtilityControlRoom-PT-Z2T4N08-CTLFireability-05
lola: time limit : 3438 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-CTLFireability-05
lola: result : true
lola: markings : 189
lola: fired transitions : 194
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-CTLFireability-00: CTL unknown AGGR
UtilityControlRoom-PT-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-02: DISJ true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-PT-Z2T4N08-CTLFireability-04: CTL unknown AGGR
UtilityControlRoom-PT-Z2T4N08-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-PT-Z2T4N08-CTLFireability-08: EG true state space / EG
UtilityControlRoom-PT-Z2T4N08-CTLFireability-09: CTL unknown AGGR
UtilityControlRoom-PT-Z2T4N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-13: F false state space / EG
UtilityControlRoom-PT-Z2T4N08-CTLFireability-14: EGEF true CTL model checker
UtilityControlRoom-PT-Z2T4N08-CTLFireability-15: CTL true CTL model checker


Time elapsed: 162 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z2T4N08"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is UtilityControlRoom-PT-Z2T4N08, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r487-tall-167912704001146"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z2T4N08.tgz
mv UtilityControlRoom-PT-Z2T4N08 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;