fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r487-tall-167912704001097
Last Updated
May 14, 2023

About the Execution of LoLa+red for UtilityControlRoom-PT-Z2T3N06

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
3349.407 3600000.00 234869.00 8103.40 ?FTFFFFFTF?F?FFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r487-tall-167912704001097.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is UtilityControlRoom-PT-Z2T3N06, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r487-tall-167912704001097
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1016K
-rw-r--r-- 1 mcc users 14K Feb 26 14:50 CTLCardinality.txt
-rw-r--r-- 1 mcc users 88K Feb 26 14:50 CTLCardinality.xml
-rw-r--r-- 1 mcc users 22K Feb 26 14:49 CTLFireability.txt
-rw-r--r-- 1 mcc users 105K Feb 26 14:49 CTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 25 17:24 LTLCardinality.txt
-rw-r--r-- 1 mcc users 50K Feb 25 17:24 LTLCardinality.xml
-rw-r--r-- 1 mcc users 7.9K Feb 25 17:24 LTLFireability.txt
-rw-r--r-- 1 mcc users 33K Feb 25 17:24 LTLFireability.xml
-rw-r--r-- 1 mcc users 47K Feb 26 14:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 261K Feb 26 14:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 49K Feb 26 14:53 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 207K Feb 26 14:53 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.0K Feb 25 17:24 UpperBounds.txt
-rw-r--r-- 1 mcc users 6.2K Feb 25 17:24 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 70K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLCardinality-03
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLCardinality-04
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLCardinality-05
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLCardinality-11
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1679232324002

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-PT-Z2T3N06
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 13:25:25] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-19 13:25:25] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 13:25:25] [INFO ] Load time of PNML (sax parser for PT used): 42 ms
[2023-03-19 13:25:25] [INFO ] Transformed 106 places.
[2023-03-19 13:25:25] [INFO ] Transformed 162 transitions.
[2023-03-19 13:25:25] [INFO ] Parsed PT model containing 106 places and 162 transitions and 510 arcs in 98 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 13 ms.
Ensure Unique test removed 24 transitions
Reduce redundant transitions removed 24 transitions.
Support contains 106 out of 106 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Applied a total of 0 rules in 7 ms. Remains 106 /106 variables (removed 0) and now considering 138/138 (removed 0) transitions.
// Phase 1: matrix 138 rows 106 cols
[2023-03-19 13:25:25] [INFO ] Computed 15 place invariants in 15 ms
[2023-03-19 13:25:25] [INFO ] Implicit Places using invariants in 148 ms returned []
[2023-03-19 13:25:25] [INFO ] Invariant cache hit.
[2023-03-19 13:25:25] [INFO ] Implicit Places using invariants and state equation in 91 ms returned []
Implicit Place search using SMT with State Equation took 262 ms to find 0 implicit places.
[2023-03-19 13:25:25] [INFO ] Invariant cache hit.
[2023-03-19 13:25:25] [INFO ] Dead Transitions using invariants and state equation in 124 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 395 ms. Remains : 106/106 places, 138/138 transitions.
Support contains 106 out of 106 places after structural reductions.
[2023-03-19 13:25:26] [INFO ] Flatten gal took : 57 ms
[2023-03-19 13:25:26] [INFO ] Flatten gal took : 11 ms
[2023-03-19 13:25:26] [INFO ] Input system was already deterministic with 138 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 536 ms. (steps per millisecond=18 ) properties (out of 65) seen :29
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 36) seen :0
Running SMT prover for 36 properties.
[2023-03-19 13:25:27] [INFO ] Invariant cache hit.
[2023-03-19 13:25:27] [INFO ] [Real]Absence check using 15 positive place invariants in 4 ms returned sat
[2023-03-19 13:25:27] [INFO ] After 155ms SMT Verify possible using all constraints in real domain returned unsat :23 sat :0 real:13
[2023-03-19 13:25:27] [INFO ] [Nat]Absence check using 15 positive place invariants in 5 ms returned sat
[2023-03-19 13:25:27] [INFO ] After 77ms SMT Verify possible using all constraints in natural domain returned unsat :36 sat :0
Fused 36 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 36 atomic propositions for a total of 16 simplifications.
FORMULA UtilityControlRoom-PT-Z2T3N06-CTLCardinality-03 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 13:25:27] [INFO ] Initial state reduction rules for CTL removed 3 formulas.
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 8 ms
FORMULA UtilityControlRoom-PT-Z2T3N06-CTLCardinality-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-PT-Z2T3N06-CTLCardinality-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-PT-Z2T3N06-CTLCardinality-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 8 ms
[2023-03-19 13:25:27] [INFO ] Input system was already deterministic with 138 transitions.
Support contains 61 out of 106 places (down from 77) after GAL structural reductions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 12 place count 94 transition count 126
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 94 transition count 126
Applied a total of 24 rules in 7 ms. Remains 94 /106 variables (removed 12) and now considering 126/138 (removed 12) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 94/106 places, 126/138 transitions.
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 7 ms
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 7 ms
[2023-03-19 13:25:27] [INFO ] Input system was already deterministic with 126 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Drop transitions removed 24 transitions
Trivial Post-agglo rules discarded 24 transitions
Performed 24 trivial Post agglomeration. Transition count delta: 24
Iterating post reduction 0 with 24 rules applied. Total rules applied 24 place count 106 transition count 114
Reduce places removed 24 places and 0 transitions.
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 1 with 36 rules applied. Total rules applied 60 place count 82 transition count 102
Performed 12 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 12 Pre rules applied. Total rules applied 60 place count 82 transition count 90
Deduced a syphon composed of 12 places in 0 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 2 with 24 rules applied. Total rules applied 84 place count 70 transition count 90
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 85 place count 69 transition count 78
Iterating global reduction 2 with 1 rules applied. Total rules applied 86 place count 69 transition count 78
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 92 place count 63 transition count 72
Iterating global reduction 2 with 6 rules applied. Total rules applied 98 place count 63 transition count 72
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 104 place count 57 transition count 60
Iterating global reduction 2 with 6 rules applied. Total rules applied 110 place count 57 transition count 60
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 116 place count 51 transition count 54
Iterating global reduction 2 with 6 rules applied. Total rules applied 122 place count 51 transition count 54
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 2 with 6 rules applied. Total rules applied 128 place count 51 transition count 48
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Ensure Unique test removed 1 places
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 3 with 13 rules applied. Total rules applied 141 place count 44 transition count 42
Applied a total of 141 rules in 21 ms. Remains 44 /106 variables (removed 62) and now considering 42/138 (removed 96) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 21 ms. Remains : 44/106 places, 42/138 transitions.
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 2 ms
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 2 ms
[2023-03-19 13:25:27] [INFO ] Input system was already deterministic with 42 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Performed 24 Post agglomeration using F-continuation condition.Transition count delta: 24
Iterating post reduction 0 with 24 rules applied. Total rules applied 24 place count 106 transition count 114
Reduce places removed 24 places and 0 transitions.
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 1 with 36 rules applied. Total rules applied 60 place count 82 transition count 102
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 2 with 12 rules applied. Total rules applied 72 place count 76 transition count 96
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 2 with 13 rules applied. Total rules applied 85 place count 69 transition count 90
Applied a total of 85 rules in 11 ms. Remains 69 /106 variables (removed 37) and now considering 90/138 (removed 48) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12 ms. Remains : 69/106 places, 90/138 transitions.
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 4 ms
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 9 ms
[2023-03-19 13:25:27] [INFO ] Input system was already deterministic with 90 transitions.
Starting structural reductions in LTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 12 place count 94 transition count 126
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 94 transition count 126
Applied a total of 24 rules in 4 ms. Remains 94 /106 variables (removed 12) and now considering 126/138 (removed 12) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 94/106 places, 126/138 transitions.
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 6 ms
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 6 ms
[2023-03-19 13:25:27] [INFO ] Input system was already deterministic with 126 transitions.
Starting structural reductions in LTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 12 place count 94 transition count 126
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 94 transition count 126
Applied a total of 24 rules in 4 ms. Remains 94 /106 variables (removed 12) and now considering 126/138 (removed 12) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 94/106 places, 126/138 transitions.
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 6 ms
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 6 ms
[2023-03-19 13:25:27] [INFO ] Input system was already deterministic with 126 transitions.
Starting structural reductions in LTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 11 place count 95 transition count 127
Iterating global reduction 0 with 11 rules applied. Total rules applied 22 place count 95 transition count 127
Applied a total of 22 rules in 5 ms. Remains 95 /106 variables (removed 11) and now considering 127/138 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 95/106 places, 127/138 transitions.
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 6 ms
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 6 ms
[2023-03-19 13:25:27] [INFO ] Input system was already deterministic with 127 transitions.
Starting structural reductions in LTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 11 place count 95 transition count 127
Iterating global reduction 0 with 11 rules applied. Total rules applied 22 place count 95 transition count 127
Applied a total of 22 rules in 4 ms. Remains 95 /106 variables (removed 11) and now considering 127/138 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 95/106 places, 127/138 transitions.
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 6 ms
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 15 ms
[2023-03-19 13:25:27] [INFO ] Input system was already deterministic with 127 transitions.
Starting structural reductions in LTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 9 place count 97 transition count 129
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 97 transition count 129
Applied a total of 18 rules in 14 ms. Remains 97 /106 variables (removed 9) and now considering 129/138 (removed 9) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 97/106 places, 129/138 transitions.
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 6 ms
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 7 ms
[2023-03-19 13:25:27] [INFO ] Input system was already deterministic with 129 transitions.
Starting structural reductions in LTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 12 place count 94 transition count 126
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 94 transition count 126
Applied a total of 24 rules in 2 ms. Remains 94 /106 variables (removed 12) and now considering 126/138 (removed 12) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 94/106 places, 126/138 transitions.
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 5 ms
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 6 ms
[2023-03-19 13:25:27] [INFO ] Input system was already deterministic with 126 transitions.
Starting structural reductions in LTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 11 place count 95 transition count 127
Iterating global reduction 0 with 11 rules applied. Total rules applied 22 place count 95 transition count 127
Applied a total of 22 rules in 2 ms. Remains 95 /106 variables (removed 11) and now considering 127/138 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 95/106 places, 127/138 transitions.
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 5 ms
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 5 ms
[2023-03-19 13:25:27] [INFO ] Input system was already deterministic with 127 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Performed 22 Post agglomeration using F-continuation condition.Transition count delta: 22
Iterating post reduction 0 with 22 rules applied. Total rules applied 22 place count 106 transition count 116
Reduce places removed 22 places and 0 transitions.
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 1 with 33 rules applied. Total rules applied 55 place count 84 transition count 105
Performed 12 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 12 Pre rules applied. Total rules applied 55 place count 84 transition count 93
Deduced a syphon composed of 12 places in 1 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 2 with 24 rules applied. Total rules applied 79 place count 72 transition count 93
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 2 with 10 rules applied. Total rules applied 89 place count 67 transition count 88
Applied a total of 89 rules in 8 ms. Remains 67 /106 variables (removed 39) and now considering 88/138 (removed 50) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 8 ms. Remains : 67/106 places, 88/138 transitions.
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 3 ms
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 3 ms
[2023-03-19 13:25:27] [INFO ] Input system was already deterministic with 88 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 106/106 places, 138/138 transitions.
Drop transitions removed 20 transitions
Trivial Post-agglo rules discarded 20 transitions
Performed 20 trivial Post agglomeration. Transition count delta: 20
Iterating post reduction 0 with 20 rules applied. Total rules applied 20 place count 106 transition count 118
Reduce places removed 20 places and 0 transitions.
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 32 rules applied. Total rules applied 52 place count 86 transition count 106
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 55 place count 84 transition count 105
Performed 12 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 12 Pre rules applied. Total rules applied 55 place count 84 transition count 93
Deduced a syphon composed of 12 places in 0 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 3 with 24 rules applied. Total rules applied 79 place count 72 transition count 93
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 3 with 12 rules applied. Total rules applied 91 place count 66 transition count 87
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 3 with 10 rules applied. Total rules applied 101 place count 61 transition count 82
Applied a total of 101 rules in 8 ms. Remains 61 /106 variables (removed 45) and now considering 82/138 (removed 56) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 8 ms. Remains : 61/106 places, 82/138 transitions.
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 3 ms
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 3 ms
[2023-03-19 13:25:27] [INFO ] Input system was already deterministic with 82 transitions.
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 6 ms
[2023-03-19 13:25:27] [INFO ] Flatten gal took : 5 ms
[2023-03-19 13:25:27] [INFO ] Export to MCC of 12 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 1 ms.
[2023-03-19 13:25:27] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 106 places, 138 transitions and 414 arcs took 1 ms.
Total runtime 2364 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT UtilityControlRoom-PT-Z2T3N06
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/368

FORMULA UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393232 kB
MemFree: 12802516 kB
After kill :
MemTotal: 16393232 kB
MemFree: 16104496 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/368/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/368/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/368/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 13 (type CNST) for 12 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 13 (type CNST) for UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07
lola: result : false
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: LAUNCH task # 7 (type EXCL) for 6 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 7 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02
lola: result : true
lola: markings : 33
lola: fired transitions : 34
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 34 (type EXCL) for 21 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10
lola: result : false
lola: markings : 45
lola: fired transitions : 45
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 40 (type EXCL) for 39 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13
lola: time limit : 300 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 40 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13
lola: result : false
lola: markings : 197
lola: fired transitions : 274
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:776
lola: LAUNCH task # 24 (type EXCL) for 21 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10
lola: time limit : 360 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 1 1 0 5 0 0 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 5/360 5/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10 1079310 m, 215862 m/sec, 3950101 t fired, .

Time elapsed: 5 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 1 1 0 5 0 0 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 10/360 9/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10 1930511 m, 170240 m/sec, 7608507 t fired, .

Time elapsed: 10 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 1 1 0 5 0 0 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 15/360 12/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10 2691735 m, 152244 m/sec, 11125779 t fired, .

Time elapsed: 15 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 1 1 0 5 0 0 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 20/360 15/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10 3398653 m, 141383 m/sec, 14538126 t fired, .

Time elapsed: 20 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 1 1 0 5 0 0 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 25/360 17/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10 4077894 m, 135848 m/sec, 17947911 t fired, .

Time elapsed: 25 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 1 1 0 5 0 0 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 30/360 20/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10 4727042 m, 129829 m/sec, 21306802 t fired, .

Time elapsed: 30 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 1 1 0 5 0 0 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 35/360 23/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10 5351456 m, 124882 m/sec, 24627980 t fired, .

Time elapsed: 35 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 1 1 0 5 0 0 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 40/360 25/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10 5953937 m, 120496 m/sec, 27908771 t fired, .

Time elapsed: 40 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 1 1 0 5 0 0 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 45/360 27/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10 6538767 m, 116966 m/sec, 31168968 t fired, .

Time elapsed: 45 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 1 1 0 5 0 0 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 50/360 30/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10 7104203 m, 113087 m/sec, 34393102 t fired, .

Time elapsed: 50 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 1 1 0 5 0 0 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 55/360 32/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10 7658873 m, 110934 m/sec, 37601612 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 24 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 1 0 0 5 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 37 (type EXCL) for 36 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12
lola: time limit : 393 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 1 0 0 5 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/393 6/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12 1302586 m, 260517 m/sec, 3577063 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 1 0 0 5 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/393 10/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12 2258965 m, 191275 m/sec, 6837807 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 1 0 0 5 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/393 13/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12 3088658 m, 165938 m/sec, 9926984 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 1 0 0 5 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/393 17/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12 3859227 m, 154113 m/sec, 12955977 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 1 0 0 5 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/393 19/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12 4579490 m, 144052 m/sec, 15931895 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 1 0 0 5 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/393 22/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12 5263912 m, 136884 m/sec, 18862127 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 1 0 0 5 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 35/393 25/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12 5919609 m, 131139 m/sec, 21760272 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 1 0 0 5 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 40/393 28/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12 6551783 m, 126434 m/sec, 24640822 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 1 0 0 5 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 45/393 30/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12 7160265 m, 121696 m/sec, 27499759 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 1 0 0 5 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 50/393 32/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12 7761351 m, 120217 m/sec, 30376194 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 37 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 1 0 0 5 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 28 (type EXCL) for 21 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10
lola: time limit : 435 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09
lola: time limit : 497 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09
lola: result : false
lola: markings : 155023
lola: fired transitions : 270917
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00
lola: time limit : 580 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 4/580 4/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00 854066 m, 170813 m/sec, 3203253 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 9/580 7/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00 1596402 m, 148467 m/sec, 6556263 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 14/580 10/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00 2262410 m, 133201 m/sec, 9785676 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 19/580 13/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00 2884469 m, 124411 m/sec, 12957697 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 24/580 15/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00 3477242 m, 118554 m/sec, 16080203 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 29/580 17/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00 4046279 m, 113807 m/sec, 19174308 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 34/580 20/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00 4594495 m, 109643 m/sec, 22227322 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 39/580 22/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00 5128494 m, 106799 m/sec, 25271245 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 44/580 24/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00 5647313 m, 103763 m/sec, 28293922 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 49/580 26/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00 6153626 m, 101262 m/sec, 31297683 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 54/580 28/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00 6655335 m, 100341 m/sec, 34337214 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 59/580 30/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00 7143101 m, 97553 m/sec, 37349322 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 64/580 32/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00 7616848 m, 94749 m/sec, 40305994 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 1 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 53 (type EXCL) for 9 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06
lola: time limit : 683 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06
lola: result : true
lola: markings : 38
lola: fired transitions : 38
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 3 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01
lola: time limit : 853 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01
lola: result : true
lola: markings : 34
lola: fired transitions : 34
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14
lola: time limit : 1138 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14
lola: result : false
lola: markings : 31
lola: fired transitions : 32
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08
lola: time limit : 1707 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08
lola: result : true
lola: markings : 38
lola: fired transitions : 38
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15
lola: time limit : 3415 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/3415 3/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15 557687 m, 111537 m/sec, 4968414 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 10/3415 5/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15 1040797 m, 96622 m/sec, 10209775 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 15/3415 7/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15 1489388 m, 89718 m/sec, 15804469 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 20/3415 8/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15 1827101 m, 67542 m/sec, 21521088 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 25/3415 8/32 UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15 1827360 m, 51 m/sec, 25981068 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: FINISHED task # 46 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15
lola: result : false
lola: markings : 1827360
lola: fired transitions : 27322059
lola: time used : 27.000000
lola: memory pages used : 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 360 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 365 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 370 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 375 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 380 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 385 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 390 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 395 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 400 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 405 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 410 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 415 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 420 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 425 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 430 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 435 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 440 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 445 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 450 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 455 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 460 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 465 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 470 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 475 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 480 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 485 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 490 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 495 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 500 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 505 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 510 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 515 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 520 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 525 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 530 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 535 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 540 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 545 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 550 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 555 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 560 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 565 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 570 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 575 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 580 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 585 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 590 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 595 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 600 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 605 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 610 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 615 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 620 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 625 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 630 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 635 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 640 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 645 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 650 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 655 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 660 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 665 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 670 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 675 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 680 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 685 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 690 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 695 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 700 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 705 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 711 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 716 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 721 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 726 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 731 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 736 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 741 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 746 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 751 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 756 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 761 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 766 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 771 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 776 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 781 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 786 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 791 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 796 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 801 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 806 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 811 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 816 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 821 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 826 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 831 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 836 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 841 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 846 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 851 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 856 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 861 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 866 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 871 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 876 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 881 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 886 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 891 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 896 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 901 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 906 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 911 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 916 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 921 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 926 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 931 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 936 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 941 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 946 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 951 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 956 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 961 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 966 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 971 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 976 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 981 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 986 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 991 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 996 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1001 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1006 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1011 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1016 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1021 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1026 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1031 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1036 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1041 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1046 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1051 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1056 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1061 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1066 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1171 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1176 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1181 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1186 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1191 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1196 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1201 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1206 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1211 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1216 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1221 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1226 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1231 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1286 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1291 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1296 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1301 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1306 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1311 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1316 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1321 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1326 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1331 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1336 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1341 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1346 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1351 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1356 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1361 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1366 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1381 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1596 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1601 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1606 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1611 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1616 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1621 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1626 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1631 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1636 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1641 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1646 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1651 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1656 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1661 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1666 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1671 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1676 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1681 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1686 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1691 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1696 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1701 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1706 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1711 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1716 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1721 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1726 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1731 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1736 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1741 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1746 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1751 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1756 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1761 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1766 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1771 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1776 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1781 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1786 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1791 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1796 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1801 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1806 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1811 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1816 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1821 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1826 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1831 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1836 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1841 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1846 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1851 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1856 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1861 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1866 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1871 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1876 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1881 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1886 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1891 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1896 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1901 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1906 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1911 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1916 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1921 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1926 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1931 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1936 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1941 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1946 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1951 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1956 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1961 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1966 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1971 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1976 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1981 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1986 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1991 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1996 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2001 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2006 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2011 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2016 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2021 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2026 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2031 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2036 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2041 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2046 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2051 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2056 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2061 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2066 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2171 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2176 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2181 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2186 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2191 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2196 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2201 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2206 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2211 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2216 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2221 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2226 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2231 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2286 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2291 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2296 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2301 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2306 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2311 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2316 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2321 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2326 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2331 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2336 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2341 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2346 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2351 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2356 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2361 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2366 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2381 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2596 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2601 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2606 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2611 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2616 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2621 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2626 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2631 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2636 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2641 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2646 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2651 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2656 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2661 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2666 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2671 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2676 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2681 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2686 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2691 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2696 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2701 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2706 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2711 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2716 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2721 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2726 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2731 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2736 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2741 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2746 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2751 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2756 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2761 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2766 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2771 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2776 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2781 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2786 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2791 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2796 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2801 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2806 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2811 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2816 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2821 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2826 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2831 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2836 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2841 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2846 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2851 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2856 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2861 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2866 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2871 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2876 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2881 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2886 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2891 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2896 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2901 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2906 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2911 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2916 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2921 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2926 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2931 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2936 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2941 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2946 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2951 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2956 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2961 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2966 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2971 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2976 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2981 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2986 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2991 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2996 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3001 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3006 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3011 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3016 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3021 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3026 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3031 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3036 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3041 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3046 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3051 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3056 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3061 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3066 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3171 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3176 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3181 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3186 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3191 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3196 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3201 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3206 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3211 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3216 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3221 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3226 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3231 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3286 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3291 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3296 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3301 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3306 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3311 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3316 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3321 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3326 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3331 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3336 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3341 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3346 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3351 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3356 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3361 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3366 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3381 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-01: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-02: EFEG true state space /EFEG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-06: F false state space / EG
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-07: INITIAL false preprocessing
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-10: DISJ 0 0 0 0 6 0 1 4
UtilityControlRoom-PT-Z2T3N06-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0


========== file over 1MB has been truncated ======
retrieve it from the run archives if needed

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z2T3N06"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is UtilityControlRoom-PT-Z2T3N06, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r487-tall-167912704001097"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z2T3N06.tgz
mv UtilityControlRoom-PT-Z2T3N06 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;