Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r487-tall-167912703901084.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is UtilityControlRoom-COL-Z4T4N10, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r487-tall-167912703901084
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 468K
-rw-r--r-- 1 mcc users 8.7K Feb 26 14:56 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Feb 26 14:56 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.9K Feb 26 14:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 78K Feb 26 14:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.3K Feb 25 17:26 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 17:26 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Feb 25 17:26 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:26 LTLFireability.xml
-rw-r--r-- 1 mcc users 10K Feb 26 15:08 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 84K Feb 26 15:08 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.8K Feb 26 15:05 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 59K Feb 26 15:05 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 17:26 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 17:26 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 29K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-LTLFireability-00
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-LTLFireability-01
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-LTLFireability-02
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-LTLFireability-03
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-LTLFireability-04
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-LTLFireability-05
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-LTLFireability-06
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-LTLFireability-07
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-LTLFireability-08
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-LTLFireability-09
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-LTLFireability-10
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-LTLFireability-11
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-LTLFireability-12
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-LTLFireability-13
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-LTLFireability-14
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1679232110883

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-COL-Z4T4N10
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 13:21:52] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 13:21:52] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 13:21:52] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-19 13:21:52] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-19 13:21:52] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 423 ms
[2023-03-19 13:21:52] [INFO ] Imported 13 HL places and 12 HL transitions for a total of 376 PT places and 750.0 transition bindings in 16 ms.
Parsed 16 properties from file /home/mcc/execution/LTLFireability.xml in 13 ms.
Working with output stream class java.io.PrintStream
[2023-03-19 13:21:53] [INFO ] Built PT skeleton of HLPN with 13 places and 12 transitions 37 arcs in 3 ms.
[2023-03-19 13:21:53] [INFO ] Skeletonized 16 HLPN properties in 1 ms.
Initial state reduction rules removed 2 formulas.
FORMULA UtilityControlRoom-COL-Z4T4N10-LTLFireability-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z4T4N10-LTLFireability-06 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Computed a total of 0 stabilizing places and 0 stable transitions
Remains 11 properties that can be checked using skeleton over-approximation.
Ensure Unique test removed 1 transitions
Reduce redundant transitions removed 1 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Finished random walk after 217 steps, including 0 resets, run visited all 13 properties in 14 ms. (steps per millisecond=15 )
[2023-03-19 13:21:53] [INFO ] Flatten gal took : 12 ms
[2023-03-19 13:21:53] [INFO ] Flatten gal took : 3 ms
Transition timeout forces synchronizations/join behavior on parameter c of sort Cli
Domain [Cli(10), Z(4), Z(4)] of place MovetoZ breaks symmetries in sort Z
[2023-03-19 13:21:53] [INFO ] Unfolded HLPN to a Petri net with 376 places and 750 transitions 2410 arcs in 22 ms.
[2023-03-19 13:21:53] [INFO ] Unfolded 14 HLPN properties in 1 ms.
[2023-03-19 13:21:53] [INFO ] Reduced 30 identical enabling conditions.
[2023-03-19 13:21:53] [INFO ] Reduced 30 identical enabling conditions.
[2023-03-19 13:21:53] [INFO ] Reduced 30 identical enabling conditions.
[2023-03-19 13:21:53] [INFO ] Reduced 30 identical enabling conditions.
[2023-03-19 13:21:53] [INFO ] Reduced 30 identical enabling conditions.
Ensure Unique test removed 160 transitions
Reduce redundant transitions removed 160 transitions.
Support contains 335 out of 376 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Applied a total of 0 rules in 12 ms. Remains 376 /376 variables (removed 0) and now considering 590/590 (removed 0) transitions.
// Phase 1: matrix 590 rows 376 cols
[2023-03-19 13:21:53] [INFO ] Computed 23 place invariants in 35 ms
[2023-03-19 13:21:53] [INFO ] Implicit Places using invariants in 267 ms returned [305]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 290 ms to find 1 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 375/376 places, 590/590 transitions.
Applied a total of 0 rules in 5 ms. Remains 375 /375 variables (removed 0) and now considering 590/590 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 307 ms. Remains : 375/376 places, 590/590 transitions.
Support contains 335 out of 375 places after structural reductions.
[2023-03-19 13:21:53] [INFO ] Flatten gal took : 57 ms
[2023-03-19 13:21:53] [INFO ] Flatten gal took : 61 ms
[2023-03-19 13:21:54] [INFO ] Input system was already deterministic with 590 transitions.
Finished random walk after 592 steps, including 0 resets, run visited all 16 properties in 30 ms. (steps per millisecond=19 )
FORMULA UtilityControlRoom-COL-Z4T4N10-LTLFireability-15 FALSE TECHNIQUES REACHABILITY_KNOWLEDGE
Computed a total of 0 stabilizing places and 0 stable transitions
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((!p0 U X((G(p1) U !p0))))'
Support contains 20 out of 375 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 375/375 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 255 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 255 transition count 470
Applied a total of 240 rules in 31 ms. Remains 255 /375 variables (removed 120) and now considering 470/590 (removed 120) transitions.
// Phase 1: matrix 470 rows 255 cols
[2023-03-19 13:21:54] [INFO ] Computed 22 place invariants in 4 ms
[2023-03-19 13:21:54] [INFO ] Implicit Places using invariants in 128 ms returned []
[2023-03-19 13:21:54] [INFO ] Invariant cache hit.
[2023-03-19 13:21:54] [INFO ] Implicit Places using invariants and state equation in 224 ms returned []
Implicit Place search using SMT with State Equation took 354 ms to find 0 implicit places.
[2023-03-19 13:21:54] [INFO ] Invariant cache hit.
[2023-03-19 13:21:55] [INFO ] Dead Transitions using invariants and state equation in 232 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 255/375 places, 470/590 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 617 ms. Remains : 255/375 places, 470/590 transitions.
Stuttering acceptance computed with spot in 352 ms :[p0, p0, p0, true, (NOT p1)]
Running random walk in product with property : UtilityControlRoom-COL-Z4T4N10-LTLFireability-00 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 1}, { cond=(NOT p0), acceptance={} source=0 dest: 2}], [{ cond=(AND p0 p1), acceptance={0} source=1 dest: 1}, { cond=(AND p0 (NOT p1)), acceptance={} source=1 dest: 3}, { cond=(AND p0 p1), acceptance={} source=1 dest: 4}], [{ cond=p0, acceptance={} source=2 dest: 1}], [{ cond=true, acceptance={0} source=3 dest: 3}], [{ cond=(NOT p1), acceptance={} source=4 dest: 3}, { cond=p1, acceptance={} source=4 dest: 4}]], initial=0, aps=[p0:(OR (GEQ s174 1) (GEQ s175 1) (GEQ s180 1) (GEQ s181 1) (GEQ s182 1) (GEQ s183 1) (GEQ s176 1) (GEQ s177 1) (GEQ s178 1) (GEQ s179 1)), p1:(OR (GEQ s18...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Entered a terminal (fully accepting) state of product in 2 steps with 0 reset in 5 ms.
FORMULA UtilityControlRoom-COL-Z4T4N10-LTLFireability-00 FALSE TECHNIQUES STUTTER_TEST
Treatment of property UtilityControlRoom-COL-Z4T4N10-LTLFireability-00 finished in 1029 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(F((p0||X(p1)))))'
Support contains 210 out of 375 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 375/375 places, 590/590 transitions.
Applied a total of 0 rules in 7 ms. Remains 375 /375 variables (removed 0) and now considering 590/590 (removed 0) transitions.
// Phase 1: matrix 590 rows 375 cols
[2023-03-19 13:21:55] [INFO ] Computed 22 place invariants in 5 ms
[2023-03-19 13:21:58] [INFO ] Implicit Places using invariants in 2916 ms returned []
[2023-03-19 13:21:58] [INFO ] Invariant cache hit.
[2023-03-19 13:22:01] [INFO ] Implicit Places using invariants and state equation in 3449 ms returned []
Implicit Place search using SMT with State Equation took 6369 ms to find 0 implicit places.
[2023-03-19 13:22:01] [INFO ] Invariant cache hit.
[2023-03-19 13:22:02] [INFO ] Dead Transitions using invariants and state equation in 245 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6622 ms. Remains : 375/375 places, 590/590 transitions.
Stuttering acceptance computed with spot in 115 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Running random walk in product with property : UtilityControlRoom-COL-Z4T4N10-LTLFireability-02 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={} source=1 dest: 2}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={0} source=2 dest: 2}]], initial=0, aps=[p0:(AND (OR (LT s258 1) (LT s326 1)) (OR (LT s278 1) (LT s331 1)) (OR (LT s283 1) (LT s332 1)) (OR (LT s282 1) (LT s332 1)) (OR (LT s262 1) (LT s327 1)) (...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Product exploration explored 100000 steps with 50000 reset in 415 ms.
Product exploration explored 100000 steps with 50000 reset in 379 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND p0 p1), (X p0), (X (X (NOT (AND (NOT p0) (NOT p1)))))]
False Knowledge obtained : []
Property proved to be true thanks to knowledge :(X p0)
Knowledge based reduction with 3 factoid took 87 ms. Reduced automaton from 3 states, 3 edges and 2 AP (stutter sensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA UtilityControlRoom-COL-Z4T4N10-LTLFireability-02 TRUE TECHNIQUES KNOWLEDGE
Treatment of property UtilityControlRoom-COL-Z4T4N10-LTLFireability-02 finished in 7647 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(((F(p0) U p1)||X(!p0)))'
Support contains 55 out of 375 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 375/375 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 255 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 255 transition count 470
Applied a total of 240 rules in 14 ms. Remains 255 /375 variables (removed 120) and now considering 470/590 (removed 120) transitions.
// Phase 1: matrix 470 rows 255 cols
[2023-03-19 13:22:03] [INFO ] Computed 22 place invariants in 3 ms
[2023-03-19 13:22:03] [INFO ] Implicit Places using invariants in 58 ms returned []
[2023-03-19 13:22:03] [INFO ] Invariant cache hit.
[2023-03-19 13:22:03] [INFO ] Implicit Places using invariants and state equation in 149 ms returned []
Implicit Place search using SMT with State Equation took 211 ms to find 0 implicit places.
[2023-03-19 13:22:03] [INFO ] Invariant cache hit.
[2023-03-19 13:22:03] [INFO ] Dead Transitions using invariants and state equation in 230 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 255/375 places, 470/590 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 457 ms. Remains : 255/375 places, 470/590 transitions.
Stuttering acceptance computed with spot in 156 ms :[(AND (NOT p1) p0), (AND (NOT p1) p0), (NOT p1), (NOT p0)]
Running random walk in product with property : UtilityControlRoom-COL-Z4T4N10-LTLFireability-03 automaton TGBA Formula[mat=[[{ cond=(NOT p1), acceptance={} source=0 dest: 1}], [{ cond=(AND (NOT p1) p0), acceptance={} source=1 dest: 2}], [{ cond=(NOT p1), acceptance={} source=2 dest: 2}, { cond=(AND (NOT p1) (NOT p0)), acceptance={} source=2 dest: 3}], [{ cond=(NOT p0), acceptance={} source=3 dest: 3}]], initial=0, aps=[p1:(OR (GEQ s187 1) (GEQ s188 1) (GEQ s190 1) (GEQ s189 1) (GEQ s185 1) (GEQ s186 1) (GEQ s192 1) (GEQ s191 1) (GEQ s194 1) (GEQ s193 1)), p0:(OR (AND (GE...], nbAcceptance=0, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null][false, false, false, false]]
Product exploration explored 100000 steps with 50000 reset in 752 ms.
Product exploration explored 100000 steps with 50000 reset in 745 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p1) (NOT p0)), (X (NOT (AND (NOT p1) p0))), (X (X (NOT p1)))]
False Knowledge obtained : [(X (X (AND (NOT p1) (NOT p0)))), (X (X (NOT (AND (NOT p1) (NOT p0)))))]
Property proved to be true thanks to knowledge :(X (NOT (AND (NOT p1) p0)))
Knowledge based reduction with 3 factoid took 84 ms. Reduced automaton from 4 states, 5 edges and 2 AP (stutter sensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA UtilityControlRoom-COL-Z4T4N10-LTLFireability-03 TRUE TECHNIQUES KNOWLEDGE
Treatment of property UtilityControlRoom-COL-Z4T4N10-LTLFireability-03 finished in 2228 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X((G(p0)||(F(p2)&&p1)))))'
Support contains 60 out of 375 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 375/375 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 255 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 255 transition count 470
Applied a total of 240 rules in 12 ms. Remains 255 /375 variables (removed 120) and now considering 470/590 (removed 120) transitions.
[2023-03-19 13:22:05] [INFO ] Invariant cache hit.
[2023-03-19 13:22:05] [INFO ] Implicit Places using invariants in 74 ms returned []
[2023-03-19 13:22:05] [INFO ] Invariant cache hit.
[2023-03-19 13:22:05] [INFO ] Implicit Places using invariants and state equation in 181 ms returned []
Implicit Place search using SMT with State Equation took 258 ms to find 0 implicit places.
[2023-03-19 13:22:05] [INFO ] Invariant cache hit.
[2023-03-19 13:22:05] [INFO ] Dead Transitions using invariants and state equation in 177 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 255/375 places, 470/590 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 450 ms. Remains : 255/375 places, 470/590 transitions.
Stuttering acceptance computed with spot in 250 ms :[true, (NOT p2), (OR (AND (NOT p0) (NOT p1)) (AND (NOT p0) (NOT p2))), (NOT p0), (AND (NOT p2) (NOT p0)), (OR (AND (NOT p0) (NOT p2)) (AND (NOT p0) (NOT p1))), (OR (AND (NOT p0) (NOT p2)) (AND (NOT p0) (NOT p1)))]
Running random walk in product with property : UtilityControlRoom-COL-Z4T4N10-LTLFireability-04 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=(NOT p2), acceptance={0} source=1 dest: 1}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={} source=2 dest: 0}, { cond=(AND (NOT p0) p1 (NOT p2)), acceptance={} source=2 dest: 1}, { cond=(AND p0 (NOT p1)), acceptance={} source=2 dest: 3}, { cond=(AND p0 p1 (NOT p2)), acceptance={} source=2 dest: 4}], [{ cond=(NOT p0), acceptance={} source=3 dest: 0}, { cond=p0, acceptance={} source=3 dest: 3}], [{ cond=(AND (NOT p0) (NOT p2)), acceptance={} source=4 dest: 1}, { cond=(AND p0 (NOT p2)), acceptance={} source=4 dest: 4}], [{ cond=true, acceptance={} source=5 dest: 6}], [{ cond=true, acceptance={} source=6 dest: 2}]], initial=5, aps=[p2:(AND (LT s4 1) (LT s5 1) (LT s6 1) (LT s7 1) (LT s8 1) (LT s9 1) (LT s10 1) (LT s11 1) (LT s12 1) (LT s13 1)), p0:(AND (OR (LT s142 1) (LT s197 1)) (OR...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null, null, null][false, false, false, false, false, false, false]]
Product exploration explored 100000 steps with 2333 reset in 459 ms.
Product exploration explored 100000 steps with 2314 reset in 499 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p2) p0 p1), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT (AND (NOT p0) p1 (NOT p2))))), (X (X (NOT (AND p0 (NOT p1))))), (X (X (AND p0 p1 (NOT p2))))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 219 ms. Reduced automaton from 7 states, 12 edges and 3 AP (stutter sensitive) to 5 states, 6 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 198 ms :[(NOT p2), (AND (NOT p2) (NOT p0)), (AND (NOT p2) (NOT p0)), (AND (NOT p2) (NOT p0)), (AND (NOT p2) (NOT p0))]
Finished random walk after 55 steps, including 0 resets, run visited all 3 properties in 3 ms. (steps per millisecond=18 )
Knowledge obtained : [(AND (NOT p2) p0 p1), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT (AND (NOT p0) p1 (NOT p2))))), (X (X (NOT (AND p0 (NOT p1))))), (X (X (AND p0 p1 (NOT p2))))]
False Knowledge obtained : [(F p2), (F (NOT (AND p0 (NOT p2)))), (F (AND (NOT p0) (NOT p2)))]
Knowledge based reduction with 5 factoid took 259 ms. Reduced automaton from 5 states, 6 edges and 2 AP (stutter sensitive) to 5 states, 6 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 181 ms :[(NOT p2), (AND (NOT p2) (NOT p0)), (AND (NOT p2) (NOT p0)), (AND (NOT p2) (NOT p0)), (AND (NOT p2) (NOT p0))]
Stuttering acceptance computed with spot in 184 ms :[(NOT p2), (AND (NOT p2) (NOT p0)), (AND (NOT p2) (NOT p0)), (AND (NOT p2) (NOT p0)), (AND (NOT p2) (NOT p0))]
Support contains 60 out of 255 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 255/255 places, 470/470 transitions.
Applied a total of 0 rules in 8 ms. Remains 255 /255 variables (removed 0) and now considering 470/470 (removed 0) transitions.
[2023-03-19 13:22:08] [INFO ] Invariant cache hit.
[2023-03-19 13:22:08] [INFO ] Implicit Places using invariants in 87 ms returned []
[2023-03-19 13:22:08] [INFO ] Invariant cache hit.
[2023-03-19 13:22:08] [INFO ] Implicit Places using invariants and state equation in 177 ms returned []
Implicit Place search using SMT with State Equation took 267 ms to find 0 implicit places.
[2023-03-19 13:22:08] [INFO ] Invariant cache hit.
[2023-03-19 13:22:08] [INFO ] Dead Transitions using invariants and state equation in 163 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 439 ms. Remains : 255/255 places, 470/470 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p2) p0), true]
False Knowledge obtained : []
Knowledge based reduction with 2 factoid took 88 ms. Reduced automaton from 5 states, 6 edges and 2 AP (stutter sensitive) to 5 states, 6 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 167 ms :[(NOT p2), (AND (NOT p2) (NOT p0)), (AND (NOT p2) (NOT p0)), (AND (NOT p2) (NOT p0)), (AND (NOT p2) (NOT p0))]
Finished random walk after 76 steps, including 0 resets, run visited all 3 properties in 3 ms. (steps per millisecond=25 )
Knowledge obtained : [(AND (NOT p2) p0), true]
False Knowledge obtained : [(F p2), (F (NOT (AND (NOT p2) p0))), (F (AND (NOT p2) (NOT p0)))]
Knowledge based reduction with 2 factoid took 159 ms. Reduced automaton from 5 states, 6 edges and 2 AP (stutter sensitive) to 5 states, 6 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 180 ms :[(NOT p2), (AND (NOT p2) (NOT p0)), (AND (NOT p2) (NOT p0)), (AND (NOT p2) (NOT p0)), (AND (NOT p2) (NOT p0))]
Stuttering acceptance computed with spot in 171 ms :[(NOT p2), (AND (NOT p2) (NOT p0)), (AND (NOT p2) (NOT p0)), (AND (NOT p2) (NOT p0)), (AND (NOT p2) (NOT p0))]
Stuttering acceptance computed with spot in 160 ms :[(NOT p2), (AND (NOT p2) (NOT p0)), (AND (NOT p2) (NOT p0)), (AND (NOT p2) (NOT p0)), (AND (NOT p2) (NOT p0))]
Product exploration explored 100000 steps with 2333 reset in 428 ms.
Product exploration explored 100000 steps with 2308 reset in 436 ms.
Applying partial POR strategy [true, true, false, false, false]
Stuttering acceptance computed with spot in 170 ms :[(NOT p2), (AND (NOT p2) (NOT p0)), (AND (NOT p2) (NOT p0)), (AND (NOT p2) (NOT p0)), (AND (NOT p2) (NOT p0))]
Support contains 60 out of 255 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 255/255 places, 470/470 transitions.
Performed 90 Post agglomeration using F-continuation condition.Transition count delta: -30
Deduced a syphon composed of 90 places in 1 ms
Iterating global reduction 0 with 90 rules applied. Total rules applied 90 place count 255 transition count 500
Ensure Unique test removed 40 transitions
Reduce isomorphic transitions removed 40 transitions.
Iterating post reduction 0 with 40 rules applied. Total rules applied 130 place count 255 transition count 460
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 133 place count 252 transition count 340
Deduced a syphon composed of 90 places in 0 ms
Iterating global reduction 1 with 3 rules applied. Total rules applied 136 place count 252 transition count 340
Discarding 30 places :
Symmetric choice reduction at 1 with 30 rule applications. Total rules 166 place count 222 transition count 310
Deduced a syphon composed of 60 places in 0 ms
Iterating global reduction 1 with 30 rules applied. Total rules applied 196 place count 222 transition count 310
Deduced a syphon composed of 60 places in 1 ms
Applied a total of 196 rules in 43 ms. Remains 222 /255 variables (removed 33) and now considering 310/470 (removed 160) transitions.
[2023-03-19 13:22:10] [INFO ] Redundant transitions in 25 ms returned []
// Phase 1: matrix 310 rows 222 cols
[2023-03-19 13:22:10] [INFO ] Computed 22 place invariants in 1 ms
[2023-03-19 13:22:11] [INFO ] Dead Transitions using invariants and state equation in 126 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 222/255 places, 310/470 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 211 ms. Remains : 222/255 places, 310/470 transitions.
Support contains 60 out of 255 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 255/255 places, 470/470 transitions.
Applied a total of 0 rules in 4 ms. Remains 255 /255 variables (removed 0) and now considering 470/470 (removed 0) transitions.
// Phase 1: matrix 470 rows 255 cols
[2023-03-19 13:22:11] [INFO ] Computed 22 place invariants in 3 ms
[2023-03-19 13:22:11] [INFO ] Implicit Places using invariants in 79 ms returned []
[2023-03-19 13:22:11] [INFO ] Invariant cache hit.
[2023-03-19 13:22:11] [INFO ] Implicit Places using invariants and state equation in 179 ms returned []
Implicit Place search using SMT with State Equation took 262 ms to find 0 implicit places.
[2023-03-19 13:22:11] [INFO ] Invariant cache hit.
[2023-03-19 13:22:11] [INFO ] Dead Transitions using invariants and state equation in 184 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 454 ms. Remains : 255/255 places, 470/470 transitions.
Treatment of property UtilityControlRoom-COL-Z4T4N10-LTLFireability-04 finished in 6120 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G((!p0 U p1))))'
Support contains 210 out of 375 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 375/375 places, 590/590 transitions.
Performed 60 Post agglomeration using F-continuation condition.Transition count delta: 60
Deduced a syphon composed of 60 places in 0 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 0 with 120 rules applied. Total rules applied 120 place count 315 transition count 530
Applied a total of 120 rules in 33 ms. Remains 315 /375 variables (removed 60) and now considering 530/590 (removed 60) transitions.
// Phase 1: matrix 530 rows 315 cols
[2023-03-19 13:22:11] [INFO ] Computed 22 place invariants in 5 ms
[2023-03-19 13:22:11] [INFO ] Implicit Places using invariants in 149 ms returned [294]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 151 ms to find 1 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 314/375 places, 530/590 transitions.
Applied a total of 0 rules in 10 ms. Remains 314 /314 variables (removed 0) and now considering 530/530 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 195 ms. Remains : 314/375 places, 530/590 transitions.
Stuttering acceptance computed with spot in 81 ms :[(NOT p1), (NOT p1)]
Running random walk in product with property : UtilityControlRoom-COL-Z4T4N10-LTLFireability-05 automaton TGBA Formula[mat=[[{ cond=(OR p1 (NOT p0)), acceptance={} source=0 dest: 0}, { cond=(AND (NOT p1) p0), acceptance={0} source=0 dest: 0}, { cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=0 dest: 1}], [{ cond=(AND (NOT p1) p0), acceptance={0} source=1 dest: 0}, { cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p1:(AND (OR (LT s262 1) (LT s296 1)) (OR (LT s282 1) (LT s301 1)) (OR (LT s272 1) (LT s298 1)) (OR (LT s257 1) (LT s294 1)) (OR (LT s287 1) (LT s302 1)) (...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null][true, true]]
Product exploration explored 100000 steps with 700 reset in 772 ms.
Stack based approach found an accepted trace after 16650 steps with 123 reset with depth 77 and stack size 77 in 128 ms.
FORMULA UtilityControlRoom-COL-Z4T4N10-LTLFireability-05 FALSE TECHNIQUES STACK_TEST
Treatment of property UtilityControlRoom-COL-Z4T4N10-LTLFireability-05 finished in 1202 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G((p0||(p1&&X(X(G(!p2)))))))'
Support contains 135 out of 375 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 375/375 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 255 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 255 transition count 470
Applied a total of 240 rules in 7 ms. Remains 255 /375 variables (removed 120) and now considering 470/590 (removed 120) transitions.
// Phase 1: matrix 470 rows 255 cols
[2023-03-19 13:22:12] [INFO ] Computed 22 place invariants in 7 ms
[2023-03-19 13:22:12] [INFO ] Implicit Places using invariants in 51 ms returned []
[2023-03-19 13:22:12] [INFO ] Invariant cache hit.
[2023-03-19 13:22:12] [INFO ] Implicit Places using invariants and state equation in 137 ms returned []
Implicit Place search using SMT with State Equation took 190 ms to find 0 implicit places.
[2023-03-19 13:22:12] [INFO ] Invariant cache hit.
[2023-03-19 13:22:13] [INFO ] Dead Transitions using invariants and state equation in 180 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 255/375 places, 470/590 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 379 ms. Remains : 255/375 places, 470/590 transitions.
Stuttering acceptance computed with spot in 124 ms :[true, (OR p2 (AND (NOT p0) (NOT p1))), (OR (AND (NOT p0) (NOT p1)) (AND (NOT p0) p2)), (OR p2 (AND (NOT p0) (NOT p1)))]
Running random walk in product with property : UtilityControlRoom-COL-Z4T4N10-LTLFireability-07 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={} source=1 dest: 0}, { cond=(OR p0 p1), acceptance={} source=1 dest: 3}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={} source=2 dest: 0}, { cond=(AND (NOT p0) p1), acceptance={} source=2 dest: 1}, { cond=p0, acceptance={} source=2 dest: 2}], [{ cond=(OR (AND (NOT p0) (NOT p1)) p2), acceptance={} source=3 dest: 0}, { cond=(OR (AND p0 (NOT p2)) (AND p1 (NOT p2))), acceptance={} source=3 dest: 3}]], initial=2, aps=[p0:(AND (OR (LT s2 1) (LT s40 1) (LT s184 1)) (OR (LT s0 1) (LT s26 1) (LT s184 1)) (OR (LT s1 1) (LT s43 1) (LT s184 1)) (OR (LT s2 1) (LT s20 1) (LT s18...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null][false, false, false, false]]
Entered a terminal (fully accepting) state of product in 3 steps with 0 reset in 1 ms.
FORMULA UtilityControlRoom-COL-Z4T4N10-LTLFireability-07 FALSE TECHNIQUES STUTTER_TEST
Treatment of property UtilityControlRoom-COL-Z4T4N10-LTLFireability-07 finished in 528 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(!p0)))'
Support contains 160 out of 375 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 375/375 places, 590/590 transitions.
Performed 40 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 40 Pre rules applied. Total rules applied 0 place count 375 transition count 550
Deduced a syphon composed of 40 places in 1 ms
Reduce places removed 40 places and 0 transitions.
Iterating global reduction 0 with 80 rules applied. Total rules applied 80 place count 335 transition count 550
Performed 60 Post agglomeration using F-continuation condition.Transition count delta: 60
Deduced a syphon composed of 60 places in 0 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 0 with 120 rules applied. Total rules applied 200 place count 275 transition count 490
Applied a total of 200 rules in 28 ms. Remains 275 /375 variables (removed 100) and now considering 490/590 (removed 100) transitions.
// Phase 1: matrix 490 rows 275 cols
[2023-03-19 13:22:13] [INFO ] Computed 22 place invariants in 7 ms
[2023-03-19 13:22:13] [INFO ] Implicit Places using invariants in 156 ms returned [254]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 157 ms to find 1 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 274/375 places, 490/590 transitions.
Applied a total of 0 rules in 6 ms. Remains 274 /274 variables (removed 0) and now considering 490/490 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 193 ms. Remains : 274/375 places, 490/590 transitions.
Stuttering acceptance computed with spot in 27 ms :[p0]
Running random walk in product with property : UtilityControlRoom-COL-Z4T4N10-LTLFireability-08 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={} source=0 dest: 0}, { cond=p0, acceptance={0} source=0 dest: 0}]], initial=0, aps=[p0:(AND (LT s131 1) (LT s192 1) (LT s135 1) (LT s196 1) (LT s139 1) (LT s200 1) (LT s143 1) (LT s204 1) (LT s147 1) (LT s208 1) (LT s151 1) (LT s212 1) (L...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null][true]]
Product exploration explored 100000 steps with 0 reset in 593 ms.
Stack based approach found an accepted trace after 15344 steps with 0 reset with depth 15345 and stack size 15335 in 110 ms.
FORMULA UtilityControlRoom-COL-Z4T4N10-LTLFireability-08 FALSE TECHNIQUES STACK_TEST
Treatment of property UtilityControlRoom-COL-Z4T4N10-LTLFireability-08 finished in 946 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F((G(p1)||p0)))'
Support contains 85 out of 375 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 375/375 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 255 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 255 transition count 470
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 0 with 20 rules applied. Total rules applied 260 place count 245 transition count 460
Applied a total of 260 rules in 18 ms. Remains 245 /375 variables (removed 130) and now considering 460/590 (removed 130) transitions.
// Phase 1: matrix 460 rows 245 cols
[2023-03-19 13:22:14] [INFO ] Computed 22 place invariants in 4 ms
[2023-03-19 13:22:14] [INFO ] Implicit Places using invariants in 69 ms returned []
[2023-03-19 13:22:14] [INFO ] Invariant cache hit.
[2023-03-19 13:22:14] [INFO ] Implicit Places using invariants and state equation in 155 ms returned []
Implicit Place search using SMT with State Equation took 227 ms to find 0 implicit places.
[2023-03-19 13:22:14] [INFO ] Redundant transitions in 11 ms returned []
[2023-03-19 13:22:14] [INFO ] Invariant cache hit.
[2023-03-19 13:22:14] [INFO ] Dead Transitions using invariants and state equation in 162 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 245/375 places, 460/590 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 428 ms. Remains : 245/375 places, 460/590 transitions.
Stuttering acceptance computed with spot in 40 ms :[(AND (NOT p1) (NOT p0))]
Running random walk in product with property : UtilityControlRoom-COL-Z4T4N10-LTLFireability-09 automaton TGBA Formula[mat=[[{ cond=(AND p1 (NOT p0)), acceptance={} source=0 dest: 0}, { cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=0 dest: 0}]], initial=0, aps=[p1:(OR (AND (GEQ s2 1) (GEQ s30 1) (GEQ s174 1)) (AND (GEQ s0 1) (GEQ s16 1) (GEQ s174 1)) (AND (GEQ s1 1) (GEQ s33 1) (GEQ s174 1)) (AND (GEQ s2 1) (GEQ ...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null][true]]
Product exploration explored 100000 steps with 7827 reset in 930 ms.
Product exploration explored 100000 steps with 7898 reset in 939 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p1) (NOT p0))]
False Knowledge obtained : [(X (AND (NOT p1) (NOT p0))), (X (NOT (AND (NOT p1) (NOT p0)))), (X (AND p1 (NOT p0))), (X (NOT (AND p1 (NOT p0)))), (X (X (AND (NOT p1) (NOT p0)))), (X (X (NOT (AND (NOT p1) (NOT p0))))), (X (X (AND p1 (NOT p0)))), (X (X (NOT (AND p1 (NOT p0)))))]
Knowledge based reduction with 1 factoid took 177 ms. Reduced automaton from 1 states, 2 edges and 2 AP (stutter insensitive) to 1 states, 2 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 25 ms :[(AND (NOT p0) (NOT p1))]
Finished random walk after 1 steps, including 0 resets, run visited all 2 properties in 1 ms. (steps per millisecond=1 )
Knowledge obtained : [(AND (NOT p1) (NOT p0))]
False Knowledge obtained : [(X (AND (NOT p1) (NOT p0))), (X (NOT (AND (NOT p1) (NOT p0)))), (X (AND p1 (NOT p0))), (X (NOT (AND p1 (NOT p0)))), (X (X (AND (NOT p1) (NOT p0)))), (X (X (NOT (AND (NOT p1) (NOT p0))))), (X (X (AND p1 (NOT p0)))), (X (X (NOT (AND p1 (NOT p0))))), (F (AND (NOT p0) p1)), (F (NOT (AND (NOT p0) (NOT p1))))]
Knowledge based reduction with 1 factoid took 221 ms. Reduced automaton from 1 states, 2 edges and 2 AP (stutter insensitive) to 1 states, 2 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 41 ms :[(AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 25 ms :[(AND (NOT p0) (NOT p1))]
[2023-03-19 13:22:17] [INFO ] Invariant cache hit.
[2023-03-19 13:22:18] [INFO ] [Real]Absence check using 22 positive place invariants in 14 ms returned sat
[2023-03-19 13:22:18] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-19 13:22:18] [INFO ] [Real]Absence check using state equation in 165 ms returned sat
[2023-03-19 13:22:18] [INFO ] Solution in real domain found non-integer solution.
[2023-03-19 13:22:20] [INFO ] [Nat]Absence check using 22 positive place invariants in 13 ms returned sat
[2023-03-19 13:22:20] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-19 13:22:20] [INFO ] [Nat]Absence check using state equation in 209 ms returned sat
[2023-03-19 13:22:20] [INFO ] Computed and/alt/rep : 410/680/410 causal constraints (skipped 0 transitions) in 23 ms.
[2023-03-19 13:22:22] [INFO ] Added : 248 causal constraints over 50 iterations in 1431 ms. Result :sat
Could not prove EG (AND (NOT p0) (NOT p1))
Support contains 85 out of 245 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 245/245 places, 460/460 transitions.
Applied a total of 0 rules in 8 ms. Remains 245 /245 variables (removed 0) and now considering 460/460 (removed 0) transitions.
[2023-03-19 13:22:22] [INFO ] Invariant cache hit.
[2023-03-19 13:22:22] [INFO ] Implicit Places using invariants in 90 ms returned []
[2023-03-19 13:22:22] [INFO ] Invariant cache hit.
[2023-03-19 13:22:22] [INFO ] Implicit Places using invariants and state equation in 147 ms returned []
Implicit Place search using SMT with State Equation took 239 ms to find 0 implicit places.
[2023-03-19 13:22:22] [INFO ] Redundant transitions in 3 ms returned []
[2023-03-19 13:22:22] [INFO ] Invariant cache hit.
[2023-03-19 13:22:22] [INFO ] Dead Transitions using invariants and state equation in 176 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 432 ms. Remains : 245/245 places, 460/460 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p1))]
False Knowledge obtained : [(X (AND (NOT p0) (NOT p1))), (X (NOT (AND (NOT p0) (NOT p1)))), (X (AND (NOT p0) p1)), (X (NOT (AND (NOT p0) p1))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (AND (NOT p0) p1))), (X (X (NOT (AND (NOT p0) p1))))]
Knowledge based reduction with 1 factoid took 157 ms. Reduced automaton from 1 states, 2 edges and 2 AP (stutter insensitive) to 1 states, 2 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 26 ms :[(AND (NOT p0) (NOT p1))]
Finished random walk after 1 steps, including 0 resets, run visited all 2 properties in 1 ms. (steps per millisecond=1 )
Knowledge obtained : [(AND (NOT p0) (NOT p1))]
False Knowledge obtained : [(X (AND (NOT p0) (NOT p1))), (X (NOT (AND (NOT p0) (NOT p1)))), (X (AND (NOT p0) p1)), (X (NOT (AND (NOT p0) p1))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (AND (NOT p0) p1))), (X (X (NOT (AND (NOT p0) p1)))), (F (AND (NOT p0) p1)), (F (NOT (AND (NOT p0) (NOT p1))))]
Knowledge based reduction with 1 factoid took 229 ms. Reduced automaton from 1 states, 2 edges and 2 AP (stutter insensitive) to 1 states, 2 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 23 ms :[(AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 39 ms :[(AND (NOT p0) (NOT p1))]
[2023-03-19 13:22:23] [INFO ] Invariant cache hit.
[2023-03-19 13:22:24] [INFO ] [Real]Absence check using 22 positive place invariants in 14 ms returned sat
[2023-03-19 13:22:24] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-19 13:22:24] [INFO ] [Real]Absence check using state equation in 161 ms returned sat
[2023-03-19 13:22:24] [INFO ] Solution in real domain found non-integer solution.
[2023-03-19 13:22:26] [INFO ] [Nat]Absence check using 22 positive place invariants in 12 ms returned sat
[2023-03-19 13:22:26] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-19 13:22:26] [INFO ] [Nat]Absence check using state equation in 194 ms returned sat
[2023-03-19 13:22:26] [INFO ] Computed and/alt/rep : 410/680/410 causal constraints (skipped 0 transitions) in 23 ms.
[2023-03-19 13:22:27] [INFO ] Added : 248 causal constraints over 50 iterations in 1327 ms. Result :sat
Could not prove EG (AND (NOT p0) (NOT p1))
Stuttering acceptance computed with spot in 34 ms :[(AND (NOT p0) (NOT p1))]
Product exploration explored 100000 steps with 7826 reset in 1008 ms.
Product exploration explored 100000 steps with 7850 reset in 1022 ms.
Support contains 85 out of 245 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 245/245 places, 460/460 transitions.
Applied a total of 0 rules in 6 ms. Remains 245 /245 variables (removed 0) and now considering 460/460 (removed 0) transitions.
[2023-03-19 13:22:29] [INFO ] Invariant cache hit.
[2023-03-19 13:22:29] [INFO ] Implicit Places using invariants in 64 ms returned []
[2023-03-19 13:22:29] [INFO ] Invariant cache hit.
[2023-03-19 13:22:29] [INFO ] Implicit Places using invariants and state equation in 136 ms returned []
Implicit Place search using SMT with State Equation took 212 ms to find 0 implicit places.
[2023-03-19 13:22:29] [INFO ] Redundant transitions in 2 ms returned []
[2023-03-19 13:22:29] [INFO ] Invariant cache hit.
[2023-03-19 13:22:30] [INFO ] Dead Transitions using invariants and state equation in 179 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 404 ms. Remains : 245/245 places, 460/460 transitions.
Treatment of property UtilityControlRoom-COL-Z4T4N10-LTLFireability-09 finished in 15874 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((F(!p0)||((p1 U (G(!p0)||p2)) U !p3)))'
Support contains 250 out of 375 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 375/375 places, 590/590 transitions.
Performed 60 Post agglomeration using F-continuation condition.Transition count delta: 60
Deduced a syphon composed of 60 places in 0 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 0 with 120 rules applied. Total rules applied 120 place count 315 transition count 530
Applied a total of 120 rules in 15 ms. Remains 315 /375 variables (removed 60) and now considering 530/590 (removed 60) transitions.
// Phase 1: matrix 530 rows 315 cols
[2023-03-19 13:22:30] [INFO ] Computed 22 place invariants in 3 ms
[2023-03-19 13:22:30] [INFO ] Implicit Places using invariants in 188 ms returned [294]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 190 ms to find 1 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 314/375 places, 530/590 transitions.
Applied a total of 0 rules in 5 ms. Remains 314 /314 variables (removed 0) and now considering 530/530 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 210 ms. Remains : 314/375 places, 530/590 transitions.
Stuttering acceptance computed with spot in 108 ms :[(AND p0 p3), p0, (AND p0 (NOT p2))]
Running random walk in product with property : UtilityControlRoom-COL-Z4T4N10-LTLFireability-10 automaton TGBA Formula[mat=[[{ cond=(OR (AND p0 p3 p2) (AND p0 p3 p1)), acceptance={} source=0 dest: 0}, { cond=(AND p0 p3 (NOT p2) (NOT p1)), acceptance={} source=0 dest: 1}, { cond=(AND p0 p3 (NOT p2) p1), acceptance={} source=0 dest: 2}], [{ cond=p0, acceptance={} source=1 dest: 1}], [{ cond=(AND p0 (NOT p2) (NOT p1)), acceptance={} source=2 dest: 1}, { cond=(AND p0 (NOT p2) p1), acceptance={} source=2 dest: 2}]], initial=0, aps=[p0:(AND (OR (LT s258 1) (LT s305 1)) (OR (LT s278 1) (LT s310 1)) (OR (LT s283 1) (LT s311 1)) (OR (LT s282 1) (LT s311 1)) (OR (LT s262 1) (LT s306 1)) (...], nbAcceptance=0, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null, null][true, true, true]]
Product exploration explored 100000 steps with 4168 reset in 550 ms.
Stack based approach found an accepted trace after 3524 steps with 150 reset with depth 28 and stack size 28 in 20 ms.
FORMULA UtilityControlRoom-COL-Z4T4N10-LTLFireability-10 FALSE TECHNIQUES STACK_TEST
Treatment of property UtilityControlRoom-COL-Z4T4N10-LTLFireability-10 finished in 909 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F(!p0)))'
Support contains 10 out of 375 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 375/375 places, 590/590 transitions.
Drop transitions removed 160 transitions
Trivial Post-agglo rules discarded 160 transitions
Performed 160 trivial Post agglomeration. Transition count delta: 160
Iterating post reduction 0 with 160 rules applied. Total rules applied 160 place count 375 transition count 430
Reduce places removed 160 places and 0 transitions.
Ensure Unique test removed 40 transitions
Reduce isomorphic transitions removed 40 transitions.
Iterating post reduction 1 with 200 rules applied. Total rules applied 360 place count 215 transition count 390
Performed 40 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 40 Pre rules applied. Total rules applied 360 place count 215 transition count 350
Deduced a syphon composed of 40 places in 0 ms
Reduce places removed 40 places and 0 transitions.
Iterating global reduction 2 with 80 rules applied. Total rules applied 440 place count 175 transition count 350
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 443 place count 172 transition count 230
Iterating global reduction 2 with 3 rules applied. Total rules applied 446 place count 172 transition count 230
Discarding 30 places :
Symmetric choice reduction at 2 with 30 rule applications. Total rules 476 place count 142 transition count 200
Iterating global reduction 2 with 30 rules applied. Total rules applied 506 place count 142 transition count 200
Discarding 30 places :
Symmetric choice reduction at 2 with 30 rule applications. Total rules 536 place count 112 transition count 140
Iterating global reduction 2 with 30 rules applied. Total rules applied 566 place count 112 transition count 140
Discarding 30 places :
Symmetric choice reduction at 2 with 30 rule applications. Total rules 596 place count 82 transition count 110
Iterating global reduction 2 with 30 rules applied. Total rules applied 626 place count 82 transition count 110
Ensure Unique test removed 30 transitions
Reduce isomorphic transitions removed 30 transitions.
Iterating post reduction 2 with 30 rules applied. Total rules applied 656 place count 82 transition count 80
Performed 10 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 10 Pre rules applied. Total rules applied 656 place count 82 transition count 70
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 3 with 20 rules applied. Total rules applied 676 place count 72 transition count 70
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 3 with 20 rules applied. Total rules applied 696 place count 62 transition count 60
Applied a total of 696 rules in 44 ms. Remains 62 /375 variables (removed 313) and now considering 60/590 (removed 530) transitions.
// Phase 1: matrix 60 rows 62 cols
[2023-03-19 13:22:31] [INFO ] Computed 22 place invariants in 0 ms
[2023-03-19 13:22:31] [INFO ] Implicit Places using invariants in 55 ms returned [0]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 56 ms to find 1 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 61/375 places, 60/590 transitions.
Applied a total of 0 rules in 1 ms. Remains 61 /61 variables (removed 0) and now considering 60/60 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 102 ms. Remains : 61/375 places, 60/590 transitions.
Stuttering acceptance computed with spot in 58 ms :[p0, p0]
Running random walk in product with property : UtilityControlRoom-COL-Z4T4N10-LTLFireability-11 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=p0, acceptance={} source=0 dest: 1}], [{ cond=p0, acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(AND (LT s0 1) (LT s1 1) (LT s2 1) (LT s3 1) (LT s4 1) (LT s5 1) (LT s6 1) (LT s7 1) (LT s8 1) (LT s9 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null, null][true, true]]
Product exploration explored 100000 steps with 1536 reset in 160 ms.
Product exploration explored 100000 steps with 1539 reset in 173 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0)))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 89 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 53 ms :[p0, p0]
Finished random walk after 83 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=41 )
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0)))]
False Knowledge obtained : [(F p0)]
Knowledge based reduction with 3 factoid took 98 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 51 ms :[p0, p0]
Stuttering acceptance computed with spot in 58 ms :[p0, p0]
Support contains 10 out of 61 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 61/61 places, 60/60 transitions.
Applied a total of 0 rules in 1 ms. Remains 61 /61 variables (removed 0) and now considering 60/60 (removed 0) transitions.
// Phase 1: matrix 60 rows 61 cols
[2023-03-19 13:22:31] [INFO ] Computed 21 place invariants in 1 ms
[2023-03-19 13:22:31] [INFO ] Implicit Places using invariants in 30 ms returned []
[2023-03-19 13:22:31] [INFO ] Invariant cache hit.
[2023-03-19 13:22:31] [INFO ] Implicit Places using invariants and state equation in 39 ms returned []
Implicit Place search using SMT with State Equation took 70 ms to find 0 implicit places.
[2023-03-19 13:22:32] [INFO ] Redundant transitions in 0 ms returned []
[2023-03-19 13:22:32] [INFO ] Invariant cache hit.
[2023-03-19 13:22:32] [INFO ] Dead Transitions using invariants and state equation in 33 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 111 ms. Remains : 61/61 places, 60/60 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0)))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 90 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 46 ms :[p0, p0]
Finished random walk after 15 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=15 )
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0)))]
False Knowledge obtained : [(F p0)]
Knowledge based reduction with 3 factoid took 123 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 65 ms :[p0, p0]
Stuttering acceptance computed with spot in 53 ms :[p0, p0]
Stuttering acceptance computed with spot in 57 ms :[p0, p0]
Product exploration explored 100000 steps with 1513 reset in 165 ms.
Product exploration explored 100000 steps with 1528 reset in 173 ms.
Support contains 10 out of 61 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 61/61 places, 60/60 transitions.
Applied a total of 0 rules in 1 ms. Remains 61 /61 variables (removed 0) and now considering 60/60 (removed 0) transitions.
[2023-03-19 13:22:32] [INFO ] Invariant cache hit.
[2023-03-19 13:22:32] [INFO ] Implicit Places using invariants in 38 ms returned []
[2023-03-19 13:22:32] [INFO ] Invariant cache hit.
[2023-03-19 13:22:32] [INFO ] Implicit Places using invariants and state equation in 38 ms returned []
Implicit Place search using SMT with State Equation took 78 ms to find 0 implicit places.
[2023-03-19 13:22:32] [INFO ] Redundant transitions in 0 ms returned []
[2023-03-19 13:22:32] [INFO ] Invariant cache hit.
[2023-03-19 13:22:32] [INFO ] Dead Transitions using invariants and state equation in 33 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 118 ms. Remains : 61/61 places, 60/60 transitions.
Treatment of property UtilityControlRoom-COL-Z4T4N10-LTLFireability-11 finished in 1951 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G((F(p0) U X((p1||X(G(p0)))))))'
Support contains 55 out of 375 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 375/375 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 255 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 255 transition count 470
Applied a total of 240 rules in 22 ms. Remains 255 /375 variables (removed 120) and now considering 470/590 (removed 120) transitions.
// Phase 1: matrix 470 rows 255 cols
[2023-03-19 13:22:33] [INFO ] Computed 22 place invariants in 2 ms
[2023-03-19 13:22:33] [INFO ] Implicit Places using invariants in 94 ms returned []
[2023-03-19 13:22:33] [INFO ] Invariant cache hit.
[2023-03-19 13:22:33] [INFO ] Implicit Places using invariants and state equation in 141 ms returned []
Implicit Place search using SMT with State Equation took 261 ms to find 0 implicit places.
[2023-03-19 13:22:33] [INFO ] Invariant cache hit.
[2023-03-19 13:22:33] [INFO ] Dead Transitions using invariants and state equation in 168 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 255/375 places, 470/590 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 452 ms. Remains : 255/375 places, 470/590 transitions.
Stuttering acceptance computed with spot in 116 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0), (AND (NOT p0) (NOT p1))]
Running random walk in product with property : UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={} source=0 dest: 1}, { cond=true, acceptance={} source=0 dest: 3}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={} source=1 dest: 2}], [{ cond=(NOT p0), acceptance={0} source=2 dest: 2}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={} source=3 dest: 1}, { cond=(AND p0 (NOT p1)), acceptance={} source=3 dest: 3}, { cond=(AND (NOT p0) (NOT p1)), acceptance={0} source=3 dest: 3}]], initial=0, aps=[p0:(OR (AND (GEQ s2 1) (GEQ s40 1) (GEQ s184 1)) (AND (GEQ s0 1) (GEQ s26 1) (GEQ s184 1)) (AND (GEQ s1 1) (GEQ s43 1) (GEQ s184 1)) (AND (GEQ s2 1) (GEQ ...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive], stateDesc=[null, null, null, null][false, false, false, false]]
Product exploration explored 100000 steps with 21917 reset in 1712 ms.
Product exploration explored 100000 steps with 21911 reset in 1715 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (AND (NOT p0) (NOT p1))), (X (NOT (AND p0 (NOT p1)))), (X (X (NOT (AND p0 (NOT p1)))))]
False Knowledge obtained : [(X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT p0))), (X (X p0))]
Knowledge based reduction with 4 factoid took 225 ms. Reduced automaton from 4 states, 8 edges and 2 AP (stutter sensitive) to 4 states, 8 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 125 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0), (AND (NOT p0) (NOT p1))]
Finished random walk after 45 steps, including 0 resets, run visited all 3 properties in 2 ms. (steps per millisecond=22 )
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (AND (NOT p0) (NOT p1))), (X (NOT (AND p0 (NOT p1)))), (X (X (NOT (AND p0 (NOT p1)))))]
False Knowledge obtained : [(X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT p0))), (X (X p0)), (F p0), (F (AND p0 (NOT p1))), (F (NOT (AND (NOT p0) (NOT p1))))]
Knowledge based reduction with 4 factoid took 273 ms. Reduced automaton from 4 states, 8 edges and 2 AP (stutter sensitive) to 4 states, 8 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 130 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 113 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0), (AND (NOT p0) (NOT p1))]
[2023-03-19 13:22:38] [INFO ] Invariant cache hit.
[2023-03-19 13:22:40] [INFO ] [Real]Absence check using 22 positive place invariants in 29 ms returned sat
[2023-03-19 13:22:40] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-19 13:22:40] [INFO ] [Real]Absence check using state equation in 270 ms returned sat
[2023-03-19 13:22:40] [INFO ] Solution in real domain found non-integer solution.
[2023-03-19 13:22:42] [INFO ] [Nat]Absence check using 22 positive place invariants in 16 ms returned sat
[2023-03-19 13:22:42] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-19 13:22:42] [INFO ] [Nat]Absence check using state equation in 288 ms returned sat
[2023-03-19 13:22:42] [INFO ] Computed and/alt/rep : 460/770/460 causal constraints (skipped 0 transitions) in 65 ms.
[2023-03-19 13:22:44] [INFO ] Added : 372 causal constraints over 75 iterations in 2103 ms. Result :sat
Could not prove EG (AND (NOT p0) (NOT p1))
Support contains 55 out of 255 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 255/255 places, 470/470 transitions.
Applied a total of 0 rules in 3 ms. Remains 255 /255 variables (removed 0) and now considering 470/470 (removed 0) transitions.
[2023-03-19 13:22:44] [INFO ] Invariant cache hit.
[2023-03-19 13:22:44] [INFO ] Implicit Places using invariants in 60 ms returned []
[2023-03-19 13:22:44] [INFO ] Invariant cache hit.
[2023-03-19 13:22:44] [INFO ] Implicit Places using invariants and state equation in 139 ms returned []
Implicit Place search using SMT with State Equation took 227 ms to find 0 implicit places.
[2023-03-19 13:22:44] [INFO ] Invariant cache hit.
[2023-03-19 13:22:45] [INFO ] Dead Transitions using invariants and state equation in 171 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 402 ms. Remains : 255/255 places, 470/470 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (AND (NOT p0) (NOT p1))), (X (NOT (AND p0 (NOT p1)))), (X (X (NOT (AND p0 (NOT p1)))))]
False Knowledge obtained : [(X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT p0))), (X (X p0))]
Knowledge based reduction with 4 factoid took 212 ms. Reduced automaton from 4 states, 8 edges and 2 AP (stutter sensitive) to 4 states, 8 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 132 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0), (AND (NOT p0) (NOT p1))]
Finished random walk after 54 steps, including 0 resets, run visited all 3 properties in 2 ms. (steps per millisecond=27 )
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (AND (NOT p0) (NOT p1))), (X (NOT (AND p0 (NOT p1)))), (X (X (NOT (AND p0 (NOT p1)))))]
False Knowledge obtained : [(X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT p0))), (X (X p0)), (F p0), (F (AND p0 (NOT p1))), (F (NOT (AND (NOT p0) (NOT p1))))]
Knowledge based reduction with 4 factoid took 272 ms. Reduced automaton from 4 states, 8 edges and 2 AP (stutter sensitive) to 4 states, 8 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 142 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 134 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0), (AND (NOT p0) (NOT p1))]
[2023-03-19 13:22:46] [INFO ] Invariant cache hit.
[2023-03-19 13:22:48] [INFO ] [Real]Absence check using 22 positive place invariants in 19 ms returned sat
[2023-03-19 13:22:48] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-19 13:22:48] [INFO ] [Real]Absence check using state equation in 268 ms returned sat
[2023-03-19 13:22:48] [INFO ] Solution in real domain found non-integer solution.
[2023-03-19 13:22:50] [INFO ] [Nat]Absence check using 22 positive place invariants in 17 ms returned sat
[2023-03-19 13:22:50] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-19 13:22:50] [INFO ] [Nat]Absence check using state equation in 283 ms returned sat
[2023-03-19 13:22:50] [INFO ] Computed and/alt/rep : 460/770/460 causal constraints (skipped 0 transitions) in 24 ms.
[2023-03-19 13:22:52] [INFO ] Added : 372 causal constraints over 75 iterations in 2104 ms. Result :sat
Could not prove EG (AND (NOT p0) (NOT p1))
Stuttering acceptance computed with spot in 117 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0), (AND (NOT p0) (NOT p1))]
Product exploration explored 100000 steps with 21840 reset in 1743 ms.
Product exploration explored 100000 steps with 21853 reset in 1712 ms.
Applying partial POR strategy [false, true, true, false]
Stuttering acceptance computed with spot in 149 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0), (AND (NOT p0) (NOT p1))]
Support contains 55 out of 255 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 255/255 places, 470/470 transitions.
Performed 40 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 40 Pre rules applied. Total rules applied 0 place count 255 transition count 510
Deduced a syphon composed of 40 places in 0 ms
Iterating global reduction 0 with 40 rules applied. Total rules applied 40 place count 255 transition count 510
Performed 40 Post agglomeration using F-continuation condition.Transition count delta: 0
Deduced a syphon composed of 80 places in 0 ms
Iterating global reduction 0 with 40 rules applied. Total rules applied 80 place count 255 transition count 510
Ensure Unique test removed 40 transitions
Reduce isomorphic transitions removed 40 transitions.
Iterating post reduction 0 with 40 rules applied. Total rules applied 120 place count 255 transition count 470
Deduced a syphon composed of 80 places in 0 ms
Applied a total of 120 rules in 16 ms. Remains 255 /255 variables (removed 0) and now considering 470/470 (removed 0) transitions.
[2023-03-19 13:22:56] [INFO ] Redundant transitions in 2 ms returned []
// Phase 1: matrix 470 rows 255 cols
[2023-03-19 13:22:56] [INFO ] Computed 22 place invariants in 2 ms
[2023-03-19 13:22:56] [INFO ] Dead Transitions using invariants and state equation in 245 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 255/255 places, 470/470 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 269 ms. Remains : 255/255 places, 470/470 transitions.
Support contains 55 out of 255 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 255/255 places, 470/470 transitions.
Applied a total of 0 rules in 2 ms. Remains 255 /255 variables (removed 0) and now considering 470/470 (removed 0) transitions.
// Phase 1: matrix 470 rows 255 cols
[2023-03-19 13:22:56] [INFO ] Computed 22 place invariants in 2 ms
[2023-03-19 13:22:57] [INFO ] Implicit Places using invariants in 75 ms returned []
[2023-03-19 13:22:57] [INFO ] Invariant cache hit.
[2023-03-19 13:22:57] [INFO ] Implicit Places using invariants and state equation in 141 ms returned []
Implicit Place search using SMT with State Equation took 217 ms to find 0 implicit places.
[2023-03-19 13:22:57] [INFO ] Invariant cache hit.
[2023-03-19 13:22:57] [INFO ] Dead Transitions using invariants and state equation in 159 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 379 ms. Remains : 255/255 places, 470/470 transitions.
Treatment of property UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 finished in 24358 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((G(p0)||G(F(p1))))'
Support contains 60 out of 375 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 375/375 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 255 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 255 transition count 470
Drop transitions removed 40 transitions
Redundant transition composition rules discarded 40 transitions
Iterating global reduction 0 with 40 rules applied. Total rules applied 280 place count 255 transition count 430
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 283 place count 252 transition count 310
Iterating global reduction 0 with 3 rules applied. Total rules applied 286 place count 252 transition count 310
Discarding 30 places :
Symmetric choice reduction at 0 with 30 rule applications. Total rules 316 place count 222 transition count 280
Iterating global reduction 0 with 30 rules applied. Total rules applied 346 place count 222 transition count 280
Discarding 30 places :
Symmetric choice reduction at 0 with 30 rule applications. Total rules 376 place count 192 transition count 220
Iterating global reduction 0 with 30 rules applied. Total rules applied 406 place count 192 transition count 220
Applied a total of 406 rules in 20 ms. Remains 192 /375 variables (removed 183) and now considering 220/590 (removed 370) transitions.
// Phase 1: matrix 220 rows 192 cols
[2023-03-19 13:22:57] [INFO ] Computed 22 place invariants in 1 ms
[2023-03-19 13:22:57] [INFO ] Implicit Places using invariants in 68 ms returned [0]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 69 ms to find 1 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 191/375 places, 220/590 transitions.
Applied a total of 0 rules in 3 ms. Remains 191 /191 variables (removed 0) and now considering 220/220 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 92 ms. Remains : 191/375 places, 220/590 transitions.
Stuttering acceptance computed with spot in 88 ms :[(AND (NOT p0) (NOT p1)), (NOT p1), (NOT p1)]
Running random walk in product with property : UtilityControlRoom-COL-Z4T4N10-LTLFireability-13 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(AND (NOT p0) (NOT p1)), acceptance={} source=0 dest: 1}, { cond=(NOT p0), acceptance={} source=0 dest: 2}], [{ cond=(NOT p1), acceptance={0} source=1 dest: 1}], [{ cond=(NOT p1), acceptance={} source=2 dest: 1}, { cond=true, acceptance={} source=2 dest: 2}]], initial=0, aps=[p0:(OR (GEQ s61 1) (GEQ s60 1) (GEQ s63 1) (GEQ s62 1) (GEQ s65 1) (GEQ s64 1) (GEQ s67 1) (GEQ s66 1) (GEQ s69 1) (GEQ s68 1) (GEQ s71 1) (GEQ s70 1) (GE...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null, null, null][true, true, true]]
Product exploration explored 100000 steps with 1622 reset in 206 ms.
Product exploration explored 100000 steps with 1640 reset in 217 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) p1), (X (NOT (AND (NOT p0) (NOT p1)))), (X (NOT p0)), (X p1), true, (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT p0))), (X (X p1))]
False Knowledge obtained : []
Knowledge based reduction with 8 factoid took 281 ms. Reduced automaton from 3 states, 6 edges and 2 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 61 ms :[(NOT p1), (NOT p1)]
Finished random walk after 47 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=47 )
Knowledge obtained : [(AND (NOT p0) p1), (X (NOT (AND (NOT p0) (NOT p1)))), (X (NOT p0)), (X p1), true, (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT p0))), (X (X p1))]
False Knowledge obtained : [(F (NOT p1))]
Knowledge based reduction with 8 factoid took 270 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 65 ms :[(NOT p1), (NOT p1)]
Stuttering acceptance computed with spot in 61 ms :[(NOT p1), (NOT p1)]
Support contains 20 out of 191 places. Attempting structural reductions.
Property had overlarge support with respect to TGBA, discarding it for now.
Starting structural reductions in SI_LTL mode, iteration 0 : 191/191 places, 220/220 transitions.
Applied a total of 0 rules in 7 ms. Remains 191 /191 variables (removed 0) and now considering 220/220 (removed 0) transitions.
// Phase 1: matrix 220 rows 191 cols
[2023-03-19 13:22:58] [INFO ] Computed 21 place invariants in 1 ms
[2023-03-19 13:22:58] [INFO ] Implicit Places using invariants in 53 ms returned []
[2023-03-19 13:22:58] [INFO ] Invariant cache hit.
[2023-03-19 13:22:58] [INFO ] Implicit Places using invariants and state equation in 93 ms returned []
Implicit Place search using SMT with State Equation took 160 ms to find 0 implicit places.
[2023-03-19 13:22:58] [INFO ] Redundant transitions in 1 ms returned []
[2023-03-19 13:22:58] [INFO ] Invariant cache hit.
[2023-03-19 13:22:58] [INFO ] Dead Transitions using invariants and state equation in 90 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 261 ms. Remains : 191/191 places, 220/220 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [p1, (X p1), (X (X p1))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 97 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 63 ms :[(NOT p1), (NOT p1)]
Finished random walk after 58 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=58 )
Knowledge obtained : [p1, (X p1), (X (X p1))]
False Knowledge obtained : [(F (NOT p1))]
Knowledge based reduction with 3 factoid took 103 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 65 ms :[(NOT p1), (NOT p1)]
Stuttering acceptance computed with spot in 52 ms :[(NOT p1), (NOT p1)]
Stuttering acceptance computed with spot in 70 ms :[(NOT p1), (NOT p1)]
Product exploration explored 100000 steps with 1642 reset in 203 ms.
Product exploration explored 100000 steps with 1649 reset in 213 ms.
Support contains 20 out of 191 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 191/191 places, 220/220 transitions.
Drop transitions removed 80 transitions
Trivial Post-agglo rules discarded 80 transitions
Performed 80 trivial Post agglomeration. Transition count delta: 80
Iterating post reduction 0 with 80 rules applied. Total rules applied 80 place count 191 transition count 140
Reduce places removed 80 places and 0 transitions.
Iterating post reduction 1 with 80 rules applied. Total rules applied 160 place count 111 transition count 140
Discarding 30 places :
Symmetric choice reduction at 2 with 30 rule applications. Total rules 190 place count 81 transition count 110
Iterating global reduction 2 with 30 rules applied. Total rules applied 220 place count 81 transition count 110
Ensure Unique test removed 30 transitions
Reduce isomorphic transitions removed 30 transitions.
Iterating post reduction 2 with 30 rules applied. Total rules applied 250 place count 81 transition count 80
Applied a total of 250 rules in 6 ms. Remains 81 /191 variables (removed 110) and now considering 80/220 (removed 140) transitions.
// Phase 1: matrix 80 rows 81 cols
[2023-03-19 13:22:59] [INFO ] Computed 21 place invariants in 1 ms
[2023-03-19 13:22:59] [INFO ] Implicit Places using invariants in 30 ms returned []
[2023-03-19 13:22:59] [INFO ] Invariant cache hit.
[2023-03-19 13:22:59] [INFO ] Implicit Places using invariants and state equation in 46 ms returned []
Implicit Place search using SMT with State Equation took 78 ms to find 0 implicit places.
[2023-03-19 13:22:59] [INFO ] Redundant transitions in 0 ms returned []
[2023-03-19 13:22:59] [INFO ] Invariant cache hit.
[2023-03-19 13:23:00] [INFO ] Dead Transitions using invariants and state equation in 39 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 81/191 places, 80/220 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 127 ms. Remains : 81/191 places, 80/220 transitions.
Treatment of property UtilityControlRoom-COL-Z4T4N10-LTLFireability-13 finished in 2695 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
Support contains 160 out of 375 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 375/375 places, 590/590 transitions.
Performed 40 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 40 Pre rules applied. Total rules applied 0 place count 375 transition count 550
Deduced a syphon composed of 40 places in 0 ms
Reduce places removed 40 places and 0 transitions.
Iterating global reduction 0 with 80 rules applied. Total rules applied 80 place count 335 transition count 550
Performed 60 Post agglomeration using F-continuation condition.Transition count delta: 60
Deduced a syphon composed of 60 places in 0 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 0 with 120 rules applied. Total rules applied 200 place count 275 transition count 490
Applied a total of 200 rules in 13 ms. Remains 275 /375 variables (removed 100) and now considering 490/590 (removed 100) transitions.
// Phase 1: matrix 490 rows 275 cols
[2023-03-19 13:23:00] [INFO ] Computed 22 place invariants in 6 ms
[2023-03-19 13:23:00] [INFO ] Implicit Places using invariants in 144 ms returned [254]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 147 ms to find 1 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 274/375 places, 490/590 transitions.
Applied a total of 0 rules in 4 ms. Remains 274 /274 variables (removed 0) and now considering 490/490 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 164 ms. Remains : 274/375 places, 490/590 transitions.
Stuttering acceptance computed with spot in 25 ms :[(NOT p0)]
Running random walk in product with property : UtilityControlRoom-COL-Z4T4N10-LTLFireability-14 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={0} source=0 dest: 0}]], initial=0, aps=[p0:(AND (LT s131 1) (LT s192 1) (LT s135 1) (LT s196 1) (LT s139 1) (LT s200 1) (LT s143 1) (LT s204 1) (LT s147 1) (LT s208 1) (LT s151 1) (LT s212 1) (L...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null][true]]
Product exploration explored 100000 steps with 0 reset in 554 ms.
Stack based approach found an accepted trace after 2452 steps with 0 reset with depth 2453 and stack size 2453 in 15 ms.
FORMULA UtilityControlRoom-COL-Z4T4N10-LTLFireability-14 FALSE TECHNIQUES STACK_TEST
Treatment of property UtilityControlRoom-COL-Z4T4N10-LTLFireability-14 finished in 775 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X((G(p0)||(F(p2)&&p1)))))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F((G(p1)||p0)))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F(!p0)))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G((F(p0) U X((p1||X(G(p0)))))))'
Found a Lengthening insensitive property : UtilityControlRoom-COL-Z4T4N10-LTLFireability-12
Stuttering acceptance computed with spot in 118 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0), (AND (NOT p0) (NOT p1))]
Support contains 55 out of 375 places. Attempting structural reductions.
Starting structural reductions in LI_LTL mode, iteration 0 : 375/375 places, 590/590 transitions.
Performed 160 Post agglomeration using F-continuation condition.Transition count delta: 160
Iterating post reduction 0 with 160 rules applied. Total rules applied 160 place count 375 transition count 430
Reduce places removed 160 places and 0 transitions.
Ensure Unique test removed 40 transitions
Reduce isomorphic transitions removed 40 transitions.
Iterating post reduction 1 with 200 rules applied. Total rules applied 360 place count 215 transition count 390
Performed 40 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 40 Pre rules applied. Total rules applied 360 place count 215 transition count 350
Deduced a syphon composed of 40 places in 0 ms
Reduce places removed 40 places and 0 transitions.
Iterating global reduction 2 with 80 rules applied. Total rules applied 440 place count 175 transition count 350
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 2 with 20 rules applied. Total rules applied 460 place count 165 transition count 340
Applied a total of 460 rules in 16 ms. Remains 165 /375 variables (removed 210) and now considering 340/590 (removed 250) transitions.
// Phase 1: matrix 340 rows 165 cols
[2023-03-19 13:23:01] [INFO ] Computed 22 place invariants in 2 ms
[2023-03-19 13:23:01] [INFO ] Implicit Places using invariants in 60 ms returned []
[2023-03-19 13:23:01] [INFO ] Invariant cache hit.
[2023-03-19 13:23:01] [INFO ] Implicit Places using invariants and state equation in 114 ms returned []
Implicit Place search using SMT with State Equation took 175 ms to find 0 implicit places.
[2023-03-19 13:23:01] [INFO ] Invariant cache hit.
[2023-03-19 13:23:01] [INFO ] Dead Transitions using invariants and state equation in 109 ms found 0 transitions.
Starting structural reductions in LI_LTL mode, iteration 1 : 165/375 places, 340/590 transitions.
Finished structural reductions in LI_LTL mode , in 1 iterations and 301 ms. Remains : 165/375 places, 340/590 transitions.
Running random walk in product with property : UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={} source=0 dest: 1}, { cond=true, acceptance={} source=0 dest: 3}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={} source=1 dest: 2}], [{ cond=(NOT p0), acceptance={0} source=2 dest: 2}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={} source=3 dest: 1}, { cond=(AND p0 (NOT p1)), acceptance={} source=3 dest: 3}, { cond=(AND (NOT p0) (NOT p1)), acceptance={0} source=3 dest: 3}]], initial=0, aps=[p0:(OR (AND (GEQ s2 1) (GEQ s30 1) (GEQ s94 1)) (AND (GEQ s0 1) (GEQ s16 1) (GEQ s94 1)) (AND (GEQ s1 1) (GEQ s33 1) (GEQ s94 1)) (AND (GEQ s2 1) (GEQ s10...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, sl-invariant], stateDesc=[null, null, null, null][false, false, false, false]]
Product exploration explored 100000 steps with 35296 reset in 1047 ms.
Product exploration explored 100000 steps with 35306 reset in 1051 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (NOT (AND p0 (NOT p1)))), (X (X (NOT (AND p0 (NOT p1)))))]
False Knowledge obtained : [(X (AND (NOT p0) (NOT p1))), (X (NOT (AND (NOT p0) (NOT p1)))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT p0))), (X (X p0))]
Knowledge based reduction with 3 factoid took 222 ms. Reduced automaton from 4 states, 8 edges and 2 AP (stutter sensitive) to 4 states, 8 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 116 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0), (AND (NOT p0) (NOT p1))]
Finished random walk after 16 steps, including 0 resets, run visited all 3 properties in 2 ms. (steps per millisecond=8 )
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (NOT (AND p0 (NOT p1)))), (X (X (NOT (AND p0 (NOT p1)))))]
False Knowledge obtained : [(X (AND (NOT p0) (NOT p1))), (X (NOT (AND (NOT p0) (NOT p1)))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT p0))), (X (X p0)), (F p0), (F (AND p0 (NOT p1))), (F (NOT (AND (NOT p0) (NOT p1))))]
Knowledge based reduction with 3 factoid took 317 ms. Reduced automaton from 4 states, 8 edges and 2 AP (stutter sensitive) to 4 states, 8 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 135 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 139 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0), (AND (NOT p0) (NOT p1))]
[2023-03-19 13:23:04] [INFO ] Invariant cache hit.
[2023-03-19 13:23:06] [INFO ] [Real]Absence check using 22 positive place invariants in 12 ms returned sat
[2023-03-19 13:23:06] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-19 13:23:06] [INFO ] [Real]Absence check using state equation in 165 ms returned sat
[2023-03-19 13:23:06] [INFO ] Solution in real domain found non-integer solution.
[2023-03-19 13:23:08] [INFO ] [Nat]Absence check using 22 positive place invariants in 10 ms returned sat
[2023-03-19 13:23:08] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-19 13:23:08] [INFO ] [Nat]Absence check using state equation in 148 ms returned sat
[2023-03-19 13:23:08] [INFO ] Computed and/alt/rep : 290/640/290 causal constraints (skipped 0 transitions) in 16 ms.
[2023-03-19 13:23:09] [INFO ] Added : 178 causal constraints over 37 iterations in 694 ms. Result :sat
Could not prove EG (AND (NOT p0) (NOT p1))
Support contains 55 out of 165 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 165/165 places, 340/340 transitions.
Applied a total of 0 rules in 1 ms. Remains 165 /165 variables (removed 0) and now considering 340/340 (removed 0) transitions.
[2023-03-19 13:23:09] [INFO ] Invariant cache hit.
[2023-03-19 13:23:09] [INFO ] Implicit Places using invariants in 50 ms returned []
[2023-03-19 13:23:09] [INFO ] Invariant cache hit.
[2023-03-19 13:23:09] [INFO ] Implicit Places using invariants and state equation in 96 ms returned []
Implicit Place search using SMT with State Equation took 148 ms to find 0 implicit places.
[2023-03-19 13:23:09] [INFO ] Invariant cache hit.
[2023-03-19 13:23:09] [INFO ] Dead Transitions using invariants and state equation in 106 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 256 ms. Remains : 165/165 places, 340/340 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (NOT (AND p0 (NOT p1)))), (X (X (NOT (AND p0 (NOT p1)))))]
False Knowledge obtained : [(X (AND (NOT p0) (NOT p1))), (X (NOT (AND (NOT p0) (NOT p1)))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT p0))), (X (X p0))]
Knowledge based reduction with 3 factoid took 250 ms. Reduced automaton from 4 states, 8 edges and 2 AP (stutter sensitive) to 4 states, 8 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 134 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0), (AND (NOT p0) (NOT p1))]
Finished random walk after 28 steps, including 0 resets, run visited all 3 properties in 2 ms. (steps per millisecond=14 )
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (NOT (AND p0 (NOT p1)))), (X (X (NOT (AND p0 (NOT p1)))))]
False Knowledge obtained : [(X (AND (NOT p0) (NOT p1))), (X (NOT (AND (NOT p0) (NOT p1)))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT p0))), (X (X p0)), (F p0), (F (AND p0 (NOT p1))), (F (NOT (AND (NOT p0) (NOT p1))))]
Knowledge based reduction with 3 factoid took 265 ms. Reduced automaton from 4 states, 8 edges and 2 AP (stutter sensitive) to 4 states, 8 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 112 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 123 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0), (AND (NOT p0) (NOT p1))]
[2023-03-19 13:23:10] [INFO ] Invariant cache hit.
[2023-03-19 13:23:11] [INFO ] [Real]Absence check using 22 positive place invariants in 11 ms returned sat
[2023-03-19 13:23:11] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-19 13:23:12] [INFO ] [Real]Absence check using state equation in 162 ms returned sat
[2023-03-19 13:23:12] [INFO ] Solution in real domain found non-integer solution.
[2023-03-19 13:23:13] [INFO ] [Nat]Absence check using 22 positive place invariants in 10 ms returned sat
[2023-03-19 13:23:13] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-19 13:23:13] [INFO ] [Nat]Absence check using state equation in 142 ms returned sat
[2023-03-19 13:23:13] [INFO ] Computed and/alt/rep : 290/640/290 causal constraints (skipped 0 transitions) in 16 ms.
[2023-03-19 13:23:14] [INFO ] Added : 178 causal constraints over 37 iterations in 693 ms. Result :sat
Could not prove EG (AND (NOT p0) (NOT p1))
Stuttering acceptance computed with spot in 126 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0), (AND (NOT p0) (NOT p1))]
Product exploration explored 100000 steps with 35312 reset in 1062 ms.
Product exploration explored 100000 steps with 35436 reset in 1078 ms.
Applying partial POR strategy [false, true, true, false]
Stuttering acceptance computed with spot in 141 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0), (AND (NOT p0) (NOT p1))]
Support contains 55 out of 165 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 165/165 places, 340/340 transitions.
Applied a total of 0 rules in 3 ms. Remains 165 /165 variables (removed 0) and now considering 340/340 (removed 0) transitions.
[2023-03-19 13:23:17] [INFO ] Redundant transitions in 1 ms returned []
[2023-03-19 13:23:17] [INFO ] Invariant cache hit.
[2023-03-19 13:23:17] [INFO ] Dead Transitions using invariants and state equation in 121 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 152 ms. Remains : 165/165 places, 340/340 transitions.
Support contains 55 out of 165 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 165/165 places, 340/340 transitions.
Applied a total of 0 rules in 1 ms. Remains 165 /165 variables (removed 0) and now considering 340/340 (removed 0) transitions.
[2023-03-19 13:23:17] [INFO ] Invariant cache hit.
[2023-03-19 13:23:17] [INFO ] Implicit Places using invariants in 46 ms returned []
[2023-03-19 13:23:17] [INFO ] Invariant cache hit.
[2023-03-19 13:23:17] [INFO ] Implicit Places using invariants and state equation in 98 ms returned []
Implicit Place search using SMT with State Equation took 146 ms to find 0 implicit places.
[2023-03-19 13:23:17] [INFO ] Invariant cache hit.
[2023-03-19 13:23:17] [INFO ] Dead Transitions using invariants and state equation in 112 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 260 ms. Remains : 165/165 places, 340/340 transitions.
Treatment of property UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 finished in 16475 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((G(p0)||G(F(p1))))'
[2023-03-19 13:23:17] [INFO ] Flatten gal took : 41 ms
[2023-03-19 13:23:17] [INFO ] Export to MCC of 5 properties in file /home/mcc/execution/LTLFireability.sr.xml took 15 ms.
[2023-03-19 13:23:17] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 375 places, 590 transitions and 1720 arcs took 3 ms.
Total runtime 85456 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT UtilityControlRoom-COL-Z4T4N10
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
LTLFireability

FORMULA UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z4T4N10-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z4T4N10-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679232502017

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination LTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 4 (type EXCL) for 3 UtilityControlRoom-COL-Z4T4N10-LTLFireability-09
lola: time limit : 513 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 5/599 3/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-09 353902 m, 70780 m/sec, 1145719 t fired, .

Time elapsed: 8 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 10/599 5/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-09 714223 m, 72064 m/sec, 2267667 t fired, .

Time elapsed: 13 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 15/599 8/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-09 1051325 m, 67420 m/sec, 3459513 t fired, .

Time elapsed: 18 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 20/599 10/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-09 1406254 m, 70985 m/sec, 4592231 t fired, .

Time elapsed: 23 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 25/599 12/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-09 1742639 m, 67277 m/sec, 5771941 t fired, .

Time elapsed: 28 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 30/599 15/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-09 2091828 m, 69837 m/sec, 6927022 t fired, .

Time elapsed: 33 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 35/599 17/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-09 2425298 m, 66694 m/sec, 8131630 t fired, .

Time elapsed: 38 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 40/599 19/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-09 2771103 m, 69161 m/sec, 9281698 t fired, .

Time elapsed: 43 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 45/599 21/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-09 3104899 m, 66759 m/sec, 10467781 t fired, .

Time elapsed: 48 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 50/599 23/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-09 3432875 m, 65595 m/sec, 11653895 t fired, .

Time elapsed: 53 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 55/599 26/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-09 3759748 m, 65374 m/sec, 12880917 t fired, .

Time elapsed: 58 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 60/599 28/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-09 4085909 m, 65232 m/sec, 14091189 t fired, .

Time elapsed: 63 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 65/599 30/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-09 4402088 m, 63235 m/sec, 15329858 t fired, .

Time elapsed: 68 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 70/599 32/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-09 4699820 m, 59546 m/sec, 16653603 t fired, .

Time elapsed: 73 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
lola: CANCELED task # 4 (type EXCL) for UtilityControlRoom-COL-Z4T4N10-LTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 78 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
lola: LAUNCH task # 14 (type EXCL) for 9 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12
lola: time limit : 704 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 5/704 4/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 461350 m, 92270 m/sec, 602085 t fired, .

Time elapsed: 83 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 10/704 5/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 685856 m, 44901 m/sec, 1119917 t fired, .

Time elapsed: 88 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 15/704 7/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 981005 m, 59029 m/sec, 1677043 t fired, .

Time elapsed: 93 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 20/704 10/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 1353088 m, 74416 m/sec, 2269079 t fired, .

Time elapsed: 98 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 25/704 12/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 1632565 m, 55895 m/sec, 2819249 t fired, .

Time elapsed: 103 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 30/704 14/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 1912623 m, 56011 m/sec, 3375642 t fired, .

Time elapsed: 108 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 35/704 16/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 2221348 m, 61745 m/sec, 3949480 t fired, .

Time elapsed: 113 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 40/704 20/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 2705539 m, 96838 m/sec, 4591634 t fired, .

Time elapsed: 118 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 45/704 24/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 3239698 m, 106831 m/sec, 5256850 t fired, .

Time elapsed: 123 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 50/704 28/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 3745465 m, 101153 m/sec, 5885030 t fired, .

Time elapsed: 128 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 55/704 29/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 3974821 m, 45871 m/sec, 6421764 t fired, .

Time elapsed: 133 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 60/704 31/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 4194951 m, 44026 m/sec, 6973546 t fired, .

Time elapsed: 138 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 65/704 32/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 4416484 m, 44306 m/sec, 7520004 t fired, .

Time elapsed: 143 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
lola: CANCELED task # 14 (type EXCL) for UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 148 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
lola: LAUNCH task # 12 (type EXCL) for 9 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12
lola: time limit : 863 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 LTL EXCL 5/863 2/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 149162 m, 29832 m/sec, 331915 t fired, .

Time elapsed: 153 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 LTL EXCL 10/863 3/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 297646 m, 29696 m/sec, 672489 t fired, .

Time elapsed: 158 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 LTL EXCL 15/863 4/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 445872 m, 29645 m/sec, 1016835 t fired, .

Time elapsed: 163 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 LTL EXCL 20/863 5/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 593859 m, 29597 m/sec, 1358850 t fired, .

Time elapsed: 168 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 LTL EXCL 25/863 6/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 741199 m, 29468 m/sec, 1709436 t fired, .

Time elapsed: 173 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 LTL EXCL 30/863 7/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 888988 m, 29557 m/sec, 2060081 t fired, .

Time elapsed: 178 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 LTL EXCL 35/863 8/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 1036316 m, 29465 m/sec, 2415206 t fired, .

Time elapsed: 183 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 LTL EXCL 40/863 9/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 1183728 m, 29482 m/sec, 2770491 t fired, .

Time elapsed: 188 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 LTL EXCL 45/863 10/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 1331468 m, 29548 m/sec, 3112409 t fired, .

Time elapsed: 193 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 LTL EXCL 50/863 11/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 1478646 m, 29435 m/sec, 3461635 t fired, .

Time elapsed: 198 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 LTL EXCL 55/863 12/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 1625702 m, 29411 m/sec, 3812215 t fired, .

Time elapsed: 203 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 LTL EXCL 60/863 13/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 1772475 m, 29354 m/sec, 4164516 t fired, .

Time elapsed: 208 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 LTL EXCL 65/863 14/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 1918508 m, 29206 m/sec, 4524607 t fired, .

Time elapsed: 213 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 LTL EXCL 70/863 15/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 2064822 m, 29262 m/sec, 4880525 t fired, .

Time elapsed: 218 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 LTL EXCL 75/863 16/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 2210707 m, 29177 m/sec, 5242838 t fired, .

Time elapsed: 223 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 LTL EXCL 80/863 17/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 2357237 m, 29306 m/sec, 5601945 t fired, .

Time elapsed: 228 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 LTL EXCL 85/863 18/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 2503931 m, 29338 m/sec, 5952585 t fired, .

Time elapsed: 233 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 LTL EXCL 90/863 19/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 2650477 m, 29309 m/sec, 6313019 t fired, .

Time elapsed: 238 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 LTL EXCL 95/863 20/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 2796685 m, 29241 m/sec, 6667771 t fired, .

Time elapsed: 243 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 LTL EXCL 100/863 21/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 2942155 m, 29094 m/sec, 7034631 t fired, .

Time elapsed: 248 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 LTL EXCL 105/863 22/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 3088082 m, 29185 m/sec, 7401660 t fired, .

Time elapsed: 253 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 LTL EXCL 110/863 23/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-12 3233313 m, 29046 m/sec, 7777001 t fired, .

Time elapsed: 258 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
lola: FINISHED task # 12 (type EXCL) for UtilityControlRoom-COL-Z4T4N10-LTLFireability-12
lola: result : false
lola: markings : 3267401
lola: fired transitions : 7873236
lola: time used : 112.000000
lola: memory pages used : 23
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-COL-Z4T4N10-LTLFireability-04
lola: time limit : 1113 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for UtilityControlRoom-COL-Z4T4N10-LTLFireability-04
lola: result : false
lola: markings : 27
lola: fired transitions : 31
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 UtilityControlRoom-COL-Z4T4N10-LTLFireability-11
lola: time limit : 1670 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL false LTL model checker
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 3/1670 4/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-11 506007 m, 101201 m/sec, 1085699 t fired, .

Time elapsed: 263 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL false LTL model checker
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 8/1670 8/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-11 1104173 m, 119633 m/sec, 2528675 t fired, .

Time elapsed: 268 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL false LTL model checker
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 13/1670 12/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-11 1682547 m, 115674 m/sec, 3939836 t fired, .

Time elapsed: 273 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL false LTL model checker
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 18/1670 16/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-11 2241242 m, 111739 m/sec, 5312196 t fired, .

Time elapsed: 278 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL false LTL model checker
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 23/1670 20/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-11 2799882 m, 111728 m/sec, 6681703 t fired, .

Time elapsed: 283 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL false LTL model checker
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 28/1670 24/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-11 3337165 m, 107456 m/sec, 8048061 t fired, .

Time elapsed: 288 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL false LTL model checker
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 33/1670 28/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-11 3873445 m, 107256 m/sec, 9403331 t fired, .

Time elapsed: 293 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL false LTL model checker
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 38/1670 31/32 UtilityControlRoom-COL-Z4T4N10-LTLFireability-11 4397269 m, 104764 m/sec, 10761953 t fired, .

Time elapsed: 298 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
lola: CANCELED task # 7 (type EXCL) for UtilityControlRoom-COL-Z4T4N10-LTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL false LTL model checker
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 303 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
lola: LAUNCH task # 17 (type EXCL) for 16 UtilityControlRoom-COL-Z4T4N10-LTLFireability-13
lola: time limit : 3297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for UtilityControlRoom-COL-Z4T4N10-LTLFireability-13
lola: result : false
lola: markings : 47
lola: fired transitions : 49
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 5

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N10-LTLFireability-04: LTL false LTL model checker
UtilityControlRoom-COL-Z4T4N10-LTLFireability-09: LTL unknown AGGR
UtilityControlRoom-COL-Z4T4N10-LTLFireability-11: LTL unknown AGGR
UtilityControlRoom-COL-Z4T4N10-LTLFireability-12: CONJ false LTL model checker
UtilityControlRoom-COL-Z4T4N10-LTLFireability-13: LTL false LTL model checker


Time elapsed: 303 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-COL-Z4T4N10"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is UtilityControlRoom-COL-Z4T4N10, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r487-tall-167912703901084"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-COL-Z4T4N10.tgz
mv UtilityControlRoom-COL-Z4T4N10 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;