fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r487-tall-167912703901081
Last Updated
May 14, 2023

About the Execution of LoLa+red for UtilityControlRoom-COL-Z4T4N10

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
844.056 126998.00 132814.00 559.50 FFT?TFTFFFFFFT?F normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r487-tall-167912703901081.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is UtilityControlRoom-COL-Z4T4N10, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r487-tall-167912703901081
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 468K
-rw-r--r-- 1 mcc users 8.7K Feb 26 14:56 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Feb 26 14:56 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.9K Feb 26 14:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 78K Feb 26 14:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.3K Feb 25 17:26 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 17:26 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Feb 25 17:26 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:26 LTLFireability.xml
-rw-r--r-- 1 mcc users 10K Feb 26 15:08 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 84K Feb 26 15:08 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.8K Feb 26 15:05 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 59K Feb 26 15:05 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 17:26 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 17:26 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 29K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLCardinality-00
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLCardinality-01
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLCardinality-02
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLCardinality-04
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLCardinality-07
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLCardinality-08
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLCardinality-10
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLCardinality-11
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLCardinality-12
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLCardinality-13
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14
FORMULA_NAME UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1679231875835

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-COL-Z4T4N10
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 13:17:57] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-19 13:17:57] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 13:17:57] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-19 13:17:57] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-19 13:17:57] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 396 ms
[2023-03-19 13:17:57] [INFO ] Imported 13 HL places and 12 HL transitions for a total of 376 PT places and 750.0 transition bindings in 13 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 17 ms.
[2023-03-19 13:17:57] [INFO ] Built PT skeleton of HLPN with 13 places and 12 transitions 37 arcs in 3 ms.
[2023-03-19 13:17:57] [INFO ] Skeletonized 16 HLPN properties in 2 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Remains 16 properties that can be checked using skeleton over-approximation.
Ensure Unique test removed 1 transitions
Reduce redundant transitions removed 1 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Incomplete random walk after 10000 steps, including 2 resets, run finished after 219 ms. (steps per millisecond=45 ) properties (out of 88) seen :28
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 60) seen :0
Running SMT prover for 60 properties.
// Phase 1: matrix 11 rows 13 cols
[2023-03-19 13:17:58] [INFO ] Computed 5 place invariants in 9 ms
[2023-03-19 13:17:58] [INFO ] [Real]Absence check using 5 positive place invariants in 2 ms returned sat
[2023-03-19 13:17:58] [INFO ] After 373ms SMT Verify possible using all constraints in real domain returned unsat :43 sat :0 real:17
[2023-03-19 13:17:58] [INFO ] [Nat]Absence check using 5 positive place invariants in 2 ms returned sat
[2023-03-19 13:17:58] [INFO ] After 49ms SMT Verify possible using all constraints in natural domain returned unsat :60 sat :0
Fused 60 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 60 atomic propositions for a total of 16 simplifications.
FORMULA UtilityControlRoom-COL-Z4T4N10-CTLCardinality-08 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z4T4N10-CTLCardinality-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z4T4N10-CTLCardinality-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 13:17:58] [INFO ] Initial state reduction rules for CTL removed 3 formulas.
[2023-03-19 13:17:58] [INFO ] Flatten gal took : 20 ms
[2023-03-19 13:17:58] [INFO ] Initial state reduction rules for CTL removed 4 formulas.
FORMULA UtilityControlRoom-COL-Z4T4N10-CTLCardinality-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z4T4N10-CTLCardinality-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z4T4N10-CTLCardinality-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z4T4N10-CTLCardinality-04 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z4T4N10-CTLCardinality-02 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z4T4N10-CTLCardinality-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z4T4N10-CTLCardinality-00 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 13:17:58] [INFO ] Flatten gal took : 2 ms
Transition timeout forces synchronizations/join behavior on parameter c of sort Cli
Domain [Cli(10), Z(4), Z(4)] of place MovetoZ breaks symmetries in sort Z
[2023-03-19 13:17:58] [INFO ] Unfolded HLPN to a Petri net with 376 places and 750 transitions 2410 arcs in 21 ms.
[2023-03-19 13:17:58] [INFO ] Unfolded 6 HLPN properties in 0 ms.
Ensure Unique test removed 160 transitions
Reduce redundant transitions removed 160 transitions.
Support contains 366 out of 376 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Applied a total of 0 rules in 10 ms. Remains 376 /376 variables (removed 0) and now considering 590/590 (removed 0) transitions.
// Phase 1: matrix 590 rows 376 cols
[2023-03-19 13:17:58] [INFO ] Computed 23 place invariants in 20 ms
[2023-03-19 13:17:59] [INFO ] Implicit Places using invariants in 104 ms returned []
[2023-03-19 13:17:59] [INFO ] Invariant cache hit.
[2023-03-19 13:17:59] [INFO ] Implicit Places using invariants and state equation in 187 ms returned []
Implicit Place search using SMT with State Equation took 293 ms to find 0 implicit places.
[2023-03-19 13:17:59] [INFO ] Invariant cache hit.
[2023-03-19 13:17:59] [INFO ] Dead Transitions using invariants and state equation in 276 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 580 ms. Remains : 376/376 places, 590/590 transitions.
Support contains 366 out of 376 places after structural reductions.
[2023-03-19 13:17:59] [INFO ] Flatten gal took : 45 ms
[2023-03-19 13:17:59] [INFO ] Flatten gal took : 38 ms
[2023-03-19 13:17:59] [INFO ] Input system was already deterministic with 590 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 361 ms. (steps per millisecond=27 ) properties (out of 21) seen :8
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 50 ms. (steps per millisecond=200 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=769 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=714 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 69 ms. (steps per millisecond=144 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 49 ms. (steps per millisecond=204 ) properties (out of 13) seen :0
Running SMT prover for 13 properties.
[2023-03-19 13:18:00] [INFO ] Invariant cache hit.
[2023-03-19 13:18:00] [INFO ] [Real]Absence check using 23 positive place invariants in 11 ms returned sat
[2023-03-19 13:18:00] [INFO ] After 154ms SMT Verify possible using all constraints in real domain returned unsat :9 sat :0 real:4
[2023-03-19 13:18:00] [INFO ] [Nat]Absence check using 23 positive place invariants in 13 ms returned sat
[2023-03-19 13:18:00] [INFO ] After 81ms SMT Verify possible using all constraints in natural domain returned unsat :13 sat :0
Fused 13 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 13 atomic propositions for a total of 6 simplifications.
[2023-03-19 13:18:00] [INFO ] Flatten gal took : 31 ms
[2023-03-19 13:18:00] [INFO ] Flatten gal took : 29 ms
[2023-03-19 13:18:00] [INFO ] Input system was already deterministic with 590 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Performed 160 Post agglomeration using F-continuation condition.Transition count delta: 160
Iterating post reduction 0 with 160 rules applied. Total rules applied 160 place count 376 transition count 430
Reduce places removed 160 places and 0 transitions.
Ensure Unique test removed 40 transitions
Reduce isomorphic transitions removed 40 transitions.
Iterating post reduction 1 with 200 rules applied. Total rules applied 360 place count 216 transition count 390
Performed 40 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 40 Pre rules applied. Total rules applied 360 place count 216 transition count 350
Deduced a syphon composed of 40 places in 0 ms
Reduce places removed 40 places and 0 transitions.
Iterating global reduction 2 with 80 rules applied. Total rules applied 440 place count 176 transition count 350
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 1 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 2 with 20 rules applied. Total rules applied 460 place count 166 transition count 340
Applied a total of 460 rules in 53 ms. Remains 166 /376 variables (removed 210) and now considering 340/590 (removed 250) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 53 ms. Remains : 166/376 places, 340/590 transitions.
[2023-03-19 13:18:00] [INFO ] Flatten gal took : 15 ms
[2023-03-19 13:18:01] [INFO ] Flatten gal took : 16 ms
[2023-03-19 13:18:01] [INFO ] Input system was already deterministic with 340 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 256 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 256 transition count 470
Applied a total of 240 rules in 22 ms. Remains 256 /376 variables (removed 120) and now considering 470/590 (removed 120) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 23 ms. Remains : 256/376 places, 470/590 transitions.
[2023-03-19 13:18:01] [INFO ] Flatten gal took : 18 ms
[2023-03-19 13:18:01] [INFO ] Flatten gal took : 19 ms
[2023-03-19 13:18:01] [INFO ] Input system was already deterministic with 470 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 256 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 256 transition count 470
Applied a total of 240 rules in 10 ms. Remains 256 /376 variables (removed 120) and now considering 470/590 (removed 120) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 256/376 places, 470/590 transitions.
[2023-03-19 13:18:01] [INFO ] Flatten gal took : 17 ms
[2023-03-19 13:18:01] [INFO ] Flatten gal took : 18 ms
[2023-03-19 13:18:01] [INFO ] Input system was already deterministic with 470 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 256 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 256 transition count 470
Applied a total of 240 rules in 11 ms. Remains 256 /376 variables (removed 120) and now considering 470/590 (removed 120) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 256/376 places, 470/590 transitions.
[2023-03-19 13:18:01] [INFO ] Flatten gal took : 16 ms
[2023-03-19 13:18:01] [INFO ] Flatten gal took : 16 ms
[2023-03-19 13:18:01] [INFO ] Input system was already deterministic with 470 transitions.
Starting structural reductions in LTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 120 place count 256 transition count 470
Iterating global reduction 0 with 120 rules applied. Total rules applied 240 place count 256 transition count 470
Applied a total of 240 rules in 10 ms. Remains 256 /376 variables (removed 120) and now considering 470/590 (removed 120) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 256/376 places, 470/590 transitions.
[2023-03-19 13:18:01] [INFO ] Flatten gal took : 14 ms
[2023-03-19 13:18:01] [INFO ] Flatten gal took : 15 ms
[2023-03-19 13:18:01] [INFO ] Input system was already deterministic with 470 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 376/376 places, 590/590 transitions.
Performed 160 Post agglomeration using F-continuation condition.Transition count delta: 160
Iterating post reduction 0 with 160 rules applied. Total rules applied 160 place count 376 transition count 430
Reduce places removed 160 places and 0 transitions.
Ensure Unique test removed 40 transitions
Reduce isomorphic transitions removed 40 transitions.
Iterating post reduction 1 with 200 rules applied. Total rules applied 360 place count 216 transition count 390
Performed 40 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 40 Pre rules applied. Total rules applied 360 place count 216 transition count 350
Deduced a syphon composed of 40 places in 0 ms
Reduce places removed 40 places and 0 transitions.
Iterating global reduction 2 with 80 rules applied. Total rules applied 440 place count 176 transition count 350
Applied a total of 440 rules in 29 ms. Remains 176 /376 variables (removed 200) and now considering 350/590 (removed 240) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 29 ms. Remains : 176/376 places, 350/590 transitions.
[2023-03-19 13:18:01] [INFO ] Flatten gal took : 10 ms
[2023-03-19 13:18:01] [INFO ] Flatten gal took : 11 ms
[2023-03-19 13:18:01] [INFO ] Input system was already deterministic with 350 transitions.
[2023-03-19 13:18:01] [INFO ] Flatten gal took : 16 ms
[2023-03-19 13:18:01] [INFO ] Flatten gal took : 16 ms
[2023-03-19 13:18:01] [INFO ] Export to MCC of 6 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 1 ms.
[2023-03-19 13:18:01] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 376 places, 590 transitions and 1770 arcs took 3 ms.
Total runtime 4343 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT UtilityControlRoom-COL-Z4T4N10
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374

FORMULA UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679232002833

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 18 (type SKEL/SRCH) for 3 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 18 (type SKEL/SRCH) for UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03
lola: time limit : 600 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 EG EXCL 5/600 3/32 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03 464152 m, 92830 m/sec, 1816947 t fired, .

Time elapsed: 5 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 EG EXCL 10/600 5/32 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03 888945 m, 84958 m/sec, 3548566 t fired, .

Time elapsed: 10 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 EG EXCL 15/600 7/32 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03 1325060 m, 87223 m/sec, 5288711 t fired, .

Time elapsed: 15 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 EG EXCL 20/600 9/32 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03 1742454 m, 83478 m/sec, 7005437 t fired, .

Time elapsed: 20 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 EG EXCL 25/600 11/32 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03 2154124 m, 82334 m/sec, 8691985 t fired, .

Time elapsed: 25 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 EG EXCL 30/600 13/32 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03 2585665 m, 86308 m/sec, 10406477 t fired, .

Time elapsed: 30 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 EG EXCL 35/600 15/32 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03 3010445 m, 84956 m/sec, 12143862 t fired, .

Time elapsed: 35 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 EG EXCL 40/600 17/32 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03 3456567 m, 89224 m/sec, 13949478 t fired, .

Time elapsed: 40 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 EG EXCL 45/600 19/32 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03 3883076 m, 85301 m/sec, 15653142 t fired, .

Time elapsed: 45 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 EG EXCL 50/600 21/32 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03 4297909 m, 82966 m/sec, 17339986 t fired, .

Time elapsed: 50 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 EG EXCL 55/600 23/32 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03 4731120 m, 86642 m/sec, 19048005 t fired, .

Time elapsed: 55 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 EG EXCL 60/600 25/32 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03 5146300 m, 83036 m/sec, 20730569 t fired, .

Time elapsed: 60 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 EG EXCL 65/600 26/32 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03 5533095 m, 77359 m/sec, 22334638 t fired, .

Time elapsed: 65 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 EG EXCL 70/600 28/32 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03 5955762 m, 84533 m/sec, 24052695 t fired, .

Time elapsed: 70 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 EG EXCL 75/600 30/32 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03 6351497 m, 79147 m/sec, 25693652 t fired, .

Time elapsed: 75 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 EG EXCL 80/600 32/32 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03 6746059 m, 78912 m/sec, 27334663 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 6
lola: CANCELED task # 1 (type EXCL) for UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 6
lola: LAUNCH task # 13 (type EXCL) for 12 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14
lola: time limit : 703 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/703 5/32 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14 801691 m, 160338 m/sec, 1426766 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/703 10/32 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14 1614646 m, 162591 m/sec, 2767193 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/703 15/32 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14 2439558 m, 164982 m/sec, 4118810 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/703 19/32 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14 3233631 m, 158814 m/sec, 5453493 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/703 24/32 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14 4034057 m, 160085 m/sec, 6785443 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/703 29/32 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14 4853083 m, 163805 m/sec, 8112021 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 6
lola: CANCELED task # 13 (type EXCL) for UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 6
lola: LAUNCH task # 10 (type EXCL) for 9 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09
lola: time limit : 870 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06
lola: time limit : 1160 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06
lola: result : true
lola: markings : 1204
lola: fired transitions : 1220
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05
lola: time limit : 1740 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15
lola: time limit : 3480 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15
lola: result : false
lola: markings : 104698
lola: fired transitions : 139232
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 6

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-03: EG unknown AGGR
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-05: LTL/CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-06: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-09: LTL/CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-14: CTL unknown AGGR
UtilityControlRoom-COL-Z4T4N10-CTLCardinality-15: CTL false CTL model checker


Time elapsed: 120 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-COL-Z4T4N10"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is UtilityControlRoom-COL-Z4T4N10, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r487-tall-167912703901081"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-COL-Z4T4N10.tgz
mv UtilityControlRoom-COL-Z4T4N10 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;