Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r487-tall-167912703901034.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is UtilityControlRoom-COL-Z4T3N08, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r487-tall-167912703901034
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 472K
-rw-r--r-- 1 mcc users 9.1K Feb 26 14:32 CTLCardinality.txt
-rw-r--r-- 1 mcc users 87K Feb 26 14:32 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.9K Feb 26 14:28 CTLFireability.txt
-rw-r--r-- 1 mcc users 66K Feb 26 14:28 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.5K Feb 25 17:25 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 17:25 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Feb 25 17:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 17:25 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.2K Feb 26 14:40 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 64K Feb 26 14:40 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 26 14:38 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 92K Feb 26 14:38 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 17:25 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 17:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 29K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-00
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-01
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-02
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-03
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-04
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-05
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-06
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-07
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-08
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-09
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-10
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-11
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-12
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-13
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-14
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679229930902

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-COL-Z4T3N08
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 12:45:32] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 12:45:32] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 12:45:32] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-19 12:45:32] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-19 12:45:32] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 397 ms
[2023-03-19 12:45:32] [INFO ] Imported 13 HL places and 12 HL transitions for a total of 302 PT places and 600.0 transition bindings in 12 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 14 ms.
[2023-03-19 12:45:32] [INFO ] Built PT skeleton of HLPN with 13 places and 12 transitions 37 arcs in 3 ms.
[2023-03-19 12:45:32] [INFO ] Skeletonized 16 HLPN properties in 2 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Remains 8 properties that can be checked using skeleton over-approximation.
Ensure Unique test removed 1 transitions
Reduce redundant transitions removed 1 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Incomplete random walk after 10002 steps, including 2 resets, run finished after 106 ms. (steps per millisecond=94 ) properties (out of 15) seen :13
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
// Phase 1: matrix 11 rows 13 cols
[2023-03-19 12:45:33] [INFO ] Computed 5 place invariants in 3 ms
[2023-03-19 12:45:33] [INFO ] After 101ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0
Fused 2 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 2 atomic propositions for a total of 8 simplifications.
[2023-03-19 12:45:33] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-19 12:45:33] [INFO ] Flatten gal took : 14 ms
FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 12:45:33] [INFO ] Flatten gal took : 2 ms
Transition timeout forces synchronizations/join behavior on parameter c of sort Cli
Domain [Cli(8), Z(4), Z(4)] of place MovetoZ breaks symmetries in sort Z
[2023-03-19 12:45:33] [INFO ] Unfolded HLPN to a Petri net with 302 places and 600 transitions 1928 arcs in 18 ms.
[2023-03-19 12:45:33] [INFO ] Unfolded 15 HLPN properties in 2 ms.
[2023-03-19 12:45:33] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 12:45:33] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 12:45:33] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 12:45:33] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 12:45:33] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 12:45:33] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 12:45:33] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 12:45:33] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 12:45:33] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 12:45:33] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 12:45:33] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 12:45:33] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 12:45:33] [INFO ] Reduced 24 identical enabling conditions.
Ensure Unique test removed 128 transitions
Reduce redundant transitions removed 128 transitions.
Support contains 302 out of 302 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Applied a total of 0 rules in 14 ms. Remains 302 /302 variables (removed 0) and now considering 472/472 (removed 0) transitions.
// Phase 1: matrix 472 rows 302 cols
[2023-03-19 12:45:33] [INFO ] Computed 19 place invariants in 23 ms
[2023-03-19 12:45:33] [INFO ] Implicit Places using invariants in 154 ms returned []
[2023-03-19 12:45:33] [INFO ] Invariant cache hit.
[2023-03-19 12:45:33] [INFO ] Implicit Places using invariants and state equation in 157 ms returned []
Implicit Place search using SMT with State Equation took 313 ms to find 0 implicit places.
[2023-03-19 12:45:33] [INFO ] Invariant cache hit.
[2023-03-19 12:45:34] [INFO ] Dead Transitions using invariants and state equation in 245 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 574 ms. Remains : 302/302 places, 472/472 transitions.
Support contains 302 out of 302 places after structural reductions.
[2023-03-19 12:45:34] [INFO ] Flatten gal took : 73 ms
[2023-03-19 12:45:34] [INFO ] Flatten gal took : 75 ms
[2023-03-19 12:45:35] [INFO ] Input system was already deterministic with 472 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 101 ms. (steps per millisecond=99 ) properties (out of 42) seen :41
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 139 ms. (steps per millisecond=71 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-19 12:45:35] [INFO ] Invariant cache hit.
[2023-03-19 12:45:35] [INFO ] After 55ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 1 atomic propositions for a total of 15 simplifications.
[2023-03-19 12:45:35] [INFO ] Flatten gal took : 47 ms
[2023-03-19 12:45:36] [INFO ] Flatten gal took : 62 ms
[2023-03-19 12:45:36] [INFO ] Input system was already deterministic with 472 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Drop transitions removed 128 transitions
Trivial Post-agglo rules discarded 128 transitions
Performed 128 trivial Post agglomeration. Transition count delta: 128
Iterating post reduction 0 with 128 rules applied. Total rules applied 128 place count 302 transition count 344
Reduce places removed 128 places and 0 transitions.
Ensure Unique test removed 32 transitions
Reduce isomorphic transitions removed 32 transitions.
Iterating post reduction 1 with 160 rules applied. Total rules applied 288 place count 174 transition count 312
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 291 place count 171 transition count 216
Iterating global reduction 2 with 3 rules applied. Total rules applied 294 place count 171 transition count 216
Discarding 24 places :
Symmetric choice reduction at 2 with 24 rule applications. Total rules 318 place count 147 transition count 192
Iterating global reduction 2 with 24 rules applied. Total rules applied 342 place count 147 transition count 192
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 1 ms
Ensure Unique test removed 1 places
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 2 with 17 rules applied. Total rules applied 359 place count 138 transition count 184
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 2 with 17 rules applied. Total rules applied 376 place count 129 transition count 176
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 2 with 16 rules applied. Total rules applied 392 place count 121 transition count 168
Applied a total of 392 rules in 52 ms. Remains 121 /302 variables (removed 181) and now considering 168/472 (removed 304) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 52 ms. Remains : 121/302 places, 168/472 transitions.
[2023-03-19 12:45:36] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:45:36] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:45:36] [INFO ] Input system was already deterministic with 168 transitions.
Finished random walk after 22 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=22 )
FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Applied a total of 0 rules in 10 ms. Remains 302 /302 variables (removed 0) and now considering 472/472 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 302/302 places, 472/472 transitions.
[2023-03-19 12:45:36] [INFO ] Flatten gal took : 20 ms
[2023-03-19 12:45:36] [INFO ] Flatten gal took : 21 ms
[2023-03-19 12:45:36] [INFO ] Input system was already deterministic with 472 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Applied a total of 0 rules in 3 ms. Remains 302 /302 variables (removed 0) and now considering 472/472 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 302/302 places, 472/472 transitions.
[2023-03-19 12:45:36] [INFO ] Flatten gal took : 19 ms
[2023-03-19 12:45:36] [INFO ] Flatten gal took : 21 ms
[2023-03-19 12:45:36] [INFO ] Input system was already deterministic with 472 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Performed 128 Post agglomeration using F-continuation condition.Transition count delta: 128
Iterating post reduction 0 with 128 rules applied. Total rules applied 128 place count 302 transition count 344
Reduce places removed 128 places and 0 transitions.
Ensure Unique test removed 32 transitions
Reduce isomorphic transitions removed 32 transitions.
Iterating post reduction 1 with 160 rules applied. Total rules applied 288 place count 174 transition count 312
Performed 32 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 32 Pre rules applied. Total rules applied 288 place count 174 transition count 280
Deduced a syphon composed of 32 places in 0 ms
Reduce places removed 32 places and 0 transitions.
Iterating global reduction 2 with 64 rules applied. Total rules applied 352 place count 142 transition count 280
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 1 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 2 with 16 rules applied. Total rules applied 368 place count 134 transition count 272
Applied a total of 368 rules in 27 ms. Remains 134 /302 variables (removed 168) and now considering 272/472 (removed 200) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 27 ms. Remains : 134/302 places, 272/472 transitions.
[2023-03-19 12:45:36] [INFO ] Flatten gal took : 12 ms
[2023-03-19 12:45:36] [INFO ] Flatten gal took : 13 ms
[2023-03-19 12:45:37] [INFO ] Input system was already deterministic with 272 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Applied a total of 0 rules in 2 ms. Remains 302 /302 variables (removed 0) and now considering 472/472 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 302/302 places, 472/472 transitions.
[2023-03-19 12:45:37] [INFO ] Flatten gal took : 17 ms
[2023-03-19 12:45:37] [INFO ] Flatten gal took : 20 ms
[2023-03-19 12:45:37] [INFO ] Input system was already deterministic with 472 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Discarding 96 places :
Symmetric choice reduction at 0 with 96 rule applications. Total rules 96 place count 206 transition count 376
Iterating global reduction 0 with 96 rules applied. Total rules applied 192 place count 206 transition count 376
Applied a total of 192 rules in 6 ms. Remains 206 /302 variables (removed 96) and now considering 376/472 (removed 96) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 206/302 places, 376/472 transitions.
[2023-03-19 12:45:37] [INFO ] Flatten gal took : 12 ms
[2023-03-19 12:45:37] [INFO ] Flatten gal took : 17 ms
[2023-03-19 12:45:37] [INFO ] Input system was already deterministic with 376 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Discarding 96 places :
Symmetric choice reduction at 0 with 96 rule applications. Total rules 96 place count 206 transition count 376
Iterating global reduction 0 with 96 rules applied. Total rules applied 192 place count 206 transition count 376
Applied a total of 192 rules in 4 ms. Remains 206 /302 variables (removed 96) and now considering 376/472 (removed 96) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 206/302 places, 376/472 transitions.
[2023-03-19 12:45:37] [INFO ] Flatten gal took : 11 ms
[2023-03-19 12:45:37] [INFO ] Flatten gal took : 12 ms
[2023-03-19 12:45:37] [INFO ] Input system was already deterministic with 376 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Discarding 96 places :
Symmetric choice reduction at 0 with 96 rule applications. Total rules 96 place count 206 transition count 376
Iterating global reduction 0 with 96 rules applied. Total rules applied 192 place count 206 transition count 376
Applied a total of 192 rules in 4 ms. Remains 206 /302 variables (removed 96) and now considering 376/472 (removed 96) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 206/302 places, 376/472 transitions.
[2023-03-19 12:45:37] [INFO ] Flatten gal took : 10 ms
[2023-03-19 12:45:37] [INFO ] Flatten gal took : 12 ms
[2023-03-19 12:45:37] [INFO ] Input system was already deterministic with 376 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Discarding 96 places :
Symmetric choice reduction at 0 with 96 rule applications. Total rules 96 place count 206 transition count 376
Iterating global reduction 0 with 96 rules applied. Total rules applied 192 place count 206 transition count 376
Applied a total of 192 rules in 4 ms. Remains 206 /302 variables (removed 96) and now considering 376/472 (removed 96) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 206/302 places, 376/472 transitions.
[2023-03-19 12:45:37] [INFO ] Flatten gal took : 10 ms
[2023-03-19 12:45:37] [INFO ] Flatten gal took : 11 ms
[2023-03-19 12:45:37] [INFO ] Input system was already deterministic with 376 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Performed 128 Post agglomeration using F-continuation condition.Transition count delta: 128
Iterating post reduction 0 with 128 rules applied. Total rules applied 128 place count 302 transition count 344
Reduce places removed 128 places and 0 transitions.
Ensure Unique test removed 32 transitions
Reduce isomorphic transitions removed 32 transitions.
Iterating post reduction 1 with 160 rules applied. Total rules applied 288 place count 174 transition count 312
Performed 32 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 32 Pre rules applied. Total rules applied 288 place count 174 transition count 280
Deduced a syphon composed of 32 places in 0 ms
Reduce places removed 32 places and 0 transitions.
Iterating global reduction 2 with 64 rules applied. Total rules applied 352 place count 142 transition count 280
Applied a total of 352 rules in 17 ms. Remains 142 /302 variables (removed 160) and now considering 280/472 (removed 192) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 17 ms. Remains : 142/302 places, 280/472 transitions.
[2023-03-19 12:45:37] [INFO ] Flatten gal took : 9 ms
[2023-03-19 12:45:37] [INFO ] Flatten gal took : 10 ms
[2023-03-19 12:45:37] [INFO ] Input system was already deterministic with 280 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Applied a total of 0 rules in 2 ms. Remains 302 /302 variables (removed 0) and now considering 472/472 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 302/302 places, 472/472 transitions.
[2023-03-19 12:45:37] [INFO ] Flatten gal took : 15 ms
[2023-03-19 12:45:37] [INFO ] Flatten gal took : 18 ms
[2023-03-19 12:45:37] [INFO ] Input system was already deterministic with 472 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Discarding 96 places :
Symmetric choice reduction at 0 with 96 rule applications. Total rules 96 place count 206 transition count 376
Iterating global reduction 0 with 96 rules applied. Total rules applied 192 place count 206 transition count 376
Applied a total of 192 rules in 3 ms. Remains 206 /302 variables (removed 96) and now considering 376/472 (removed 96) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 206/302 places, 376/472 transitions.
[2023-03-19 12:45:37] [INFO ] Flatten gal took : 11 ms
[2023-03-19 12:45:37] [INFO ] Flatten gal took : 12 ms
[2023-03-19 12:45:37] [INFO ] Input system was already deterministic with 376 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Applied a total of 0 rules in 2 ms. Remains 302 /302 variables (removed 0) and now considering 472/472 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 302/302 places, 472/472 transitions.
[2023-03-19 12:45:37] [INFO ] Flatten gal took : 13 ms
[2023-03-19 12:45:37] [INFO ] Flatten gal took : 16 ms
[2023-03-19 12:45:37] [INFO ] Input system was already deterministic with 472 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Discarding 96 places :
Symmetric choice reduction at 0 with 96 rule applications. Total rules 96 place count 206 transition count 376
Iterating global reduction 0 with 96 rules applied. Total rules applied 192 place count 206 transition count 376
Applied a total of 192 rules in 5 ms. Remains 206 /302 variables (removed 96) and now considering 376/472 (removed 96) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 206/302 places, 376/472 transitions.
[2023-03-19 12:45:37] [INFO ] Flatten gal took : 11 ms
[2023-03-19 12:45:37] [INFO ] Flatten gal took : 12 ms
[2023-03-19 12:45:37] [INFO ] Input system was already deterministic with 376 transitions.
Starting structural reductions in LTL mode, iteration 0 : 302/302 places, 472/472 transitions.
Applied a total of 0 rules in 1 ms. Remains 302 /302 variables (removed 0) and now considering 472/472 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 302/302 places, 472/472 transitions.
[2023-03-19 12:45:37] [INFO ] Flatten gal took : 15 ms
[2023-03-19 12:45:37] [INFO ] Flatten gal took : 17 ms
[2023-03-19 12:45:37] [INFO ] Input system was already deterministic with 472 transitions.
[2023-03-19 12:45:37] [INFO ] Flatten gal took : 54 ms
[2023-03-19 12:45:38] [INFO ] Flatten gal took : 53 ms
[2023-03-19 12:45:38] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 34 ms.
[2023-03-19 12:45:38] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 302 places, 472 transitions and 1416 arcs took 3 ms.
Total runtime 6347 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT UtilityControlRoom-COL-Z4T3N08
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679230243942

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-COL-Z4T3N08-CTLFireability-01
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ 0 3 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/199 6/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-01 1126075 m, 225215 m/sec, 2290611 t fired, .

Time elapsed: 19 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ 0 3 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/199 12/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-01 2265770 m, 227939 m/sec, 4656570 t fired, .

Time elapsed: 24 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ 0 3 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/199 17/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-01 3298077 m, 206461 m/sec, 6921403 t fired, .

Time elapsed: 29 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ 0 3 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/199 22/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-01 4256537 m, 191692 m/sec, 9122026 t fired, .

Time elapsed: 34 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ 0 3 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/199 26/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-01 5195508 m, 187794 m/sec, 11328112 t fired, .

Time elapsed: 39 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ 0 3 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/199 30/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-01 6046270 m, 170152 m/sec, 13487809 t fired, .

Time elapsed: 44 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 1 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ 0 3 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 49 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 56 (type EXCL) for 47 UtilityControlRoom-COL-Z4T3N08-CTLFireability-15
lola: time limit : 208 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-15
lola: result : true
lola: markings : 23
lola: fired transitions : 23
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 UtilityControlRoom-COL-Z4T3N08-CTLFireability-14
lola: time limit : 253 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-14
lola: result : true
lola: markings : 25
lola: fired transitions : 36
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 UtilityControlRoom-COL-Z4T3N08-CTLFireability-13
lola: time limit : 273 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/273 4/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-13 632784 m, 126556 m/sec, 2127984 t fired, .

Time elapsed: 54 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: FINISHED task # 42 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-13
lola: result : false
lola: markings : 720728
lola: fired transitions : 2347731
lola: time used : 6.000000
lola: memory pages used : 4
lola: LAUNCH task # 39 (type EXCL) for 38 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12
lola: time limit : 295 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 4/295 3/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 378941 m, 75788 m/sec, 1077943 t fired, .

Time elapsed: 59 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 9/295 6/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 796358 m, 83483 m/sec, 2285624 t fired, .

Time elapsed: 64 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 14/295 8/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 1210567 m, 82841 m/sec, 3481074 t fired, .

Time elapsed: 69 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 19/295 11/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 1614587 m, 80804 m/sec, 4664122 t fired, .

Time elapsed: 74 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 24/295 13/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 2009743 m, 79031 m/sec, 5821710 t fired, .

Time elapsed: 79 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 29/295 16/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 2410576 m, 80166 m/sec, 6978267 t fired, .

Time elapsed: 84 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 34/295 18/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 2803877 m, 78660 m/sec, 8104226 t fired, .

Time elapsed: 89 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 39/295 21/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 3198885 m, 79001 m/sec, 9272470 t fired, .

Time elapsed: 94 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 44/295 23/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 3592058 m, 78634 m/sec, 10406089 t fired, .

Time elapsed: 99 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 49/295 26/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 3983677 m, 78323 m/sec, 11527748 t fired, .

Time elapsed: 104 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 54/295 28/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 4365274 m, 76319 m/sec, 12626622 t fired, .

Time elapsed: 109 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 59/295 30/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 4741126 m, 75170 m/sec, 13720657 t fired, .

Time elapsed: 114 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 39 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 119 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 30 (type EXCL) for 29 UtilityControlRoom-COL-Z4T3N08-CTLFireability-08
lola: time limit : 316 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-08
lola: result : true
lola: markings : 113724
lola: fired transitions : 347213
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 26 UtilityControlRoom-COL-Z4T3N08-CTLFireability-07
lola: time limit : 348 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-07
lola: result : false
lola: markings : 12110
lola: fired transitions : 40195
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 23 UtilityControlRoom-COL-Z4T3N08-CTLFireability-06
lola: time limit : 386 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-06
lola: result : false
lola: markings : 150054
lola: fired transitions : 471628
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 21 (type EXCL) for 12 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05
lola: time limit : 434 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 3/434 3/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 441746 m, 88349 m/sec, 985770 t fired, .

Time elapsed: 124 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 8/434 6/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 1064708 m, 124592 m/sec, 2796963 t fired, .

Time elapsed: 129 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 13/434 9/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 1642855 m, 115629 m/sec, 4606827 t fired, .

Time elapsed: 134 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 18/434 13/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 2233433 m, 118115 m/sec, 6362310 t fired, .

Time elapsed: 139 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 23/434 16/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 2886498 m, 130613 m/sec, 8030561 t fired, .

Time elapsed: 144 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 28/434 19/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 3478844 m, 118469 m/sec, 9826941 t fired, .

Time elapsed: 149 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 33/434 22/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 4044867 m, 113204 m/sec, 11645144 t fired, .

Time elapsed: 154 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 38/434 26/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 4680425 m, 127111 m/sec, 13249020 t fired, .

Time elapsed: 159 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 43/434 29/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 5286180 m, 121151 m/sec, 14714745 t fired, .

Time elapsed: 164 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 48/434 32/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 5881653 m, 119094 m/sec, 16263770 t fired, .

Time elapsed: 169 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 21 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 174 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 15 (type EXCL) for 12 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05
lola: time limit : 489 sec
lola: memory limit: 32 pages
lola: FINISHED task # 15 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-05
lola: result : false
lola: markings : 8
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 UtilityControlRoom-COL-Z4T3N08-CTLFireability-04
lola: time limit : 571 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-04
lola: result : true
lola: markings : 9
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02
lola: time limit : 685 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 1 0 0 4 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/685 3/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 464345 m, 92869 m/sec, 760956 t fired, .

Time elapsed: 179 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 1 0 0 4 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/685 6/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 883767 m, 83884 m/sec, 1479554 t fired, .

Time elapsed: 184 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 1 0 0 4 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/685 8/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 1268280 m, 76902 m/sec, 2191242 t fired, .

Time elapsed: 189 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 1 0 0 4 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/685 11/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 1639164 m, 74176 m/sec, 2889345 t fired, .

Time elapsed: 194 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 1 0 0 4 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/685 13/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 2011731 m, 74513 m/sec, 3572215 t fired, .

Time elapsed: 199 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 1 0 0 4 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/685 15/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 2370052 m, 71664 m/sec, 4254371 t fired, .

Time elapsed: 204 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 1 0 0 4 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/685 17/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 2747419 m, 75473 m/sec, 4932302 t fired, .

Time elapsed: 209 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 1 0 0 4 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/685 19/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 3078622 m, 66240 m/sec, 5592888 t fired, .

Time elapsed: 214 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 1 0 0 4 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/685 22/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 3445983 m, 73472 m/sec, 6263217 t fired, .

Time elapsed: 219 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 1 0 0 4 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/685 24/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 3809632 m, 72729 m/sec, 6910870 t fired, .

Time elapsed: 224 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 1 0 0 4 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/685 26/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 4154546 m, 68982 m/sec, 7544079 t fired, .

Time elapsed: 229 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 1 0 0 4 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/685 28/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 4498387 m, 68768 m/sec, 8214163 t fired, .

Time elapsed: 234 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 1 0 0 4 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/685 30/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 4846685 m, 69659 m/sec, 8857605 t fired, .

Time elapsed: 239 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 1 0 0 4 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/685 32/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 5191880 m, 69039 m/sec, 9502870 t fired, .

Time elapsed: 244 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 4 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 1 0 0 4 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 249 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 19 (type EXCL) for 12 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05
lola: time limit : 837 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 0 1 0 4 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 AGEF EXCL 5/837 4/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 826006 m, 165201 m/sec, 971829 t fired, .

Time elapsed: 254 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 0 1 0 4 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 AGEF EXCL 10/837 7/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 1600785 m, 154955 m/sec, 1904050 t fired, .

Time elapsed: 259 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 0 1 0 4 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 AGEF EXCL 15/837 10/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 2365802 m, 153003 m/sec, 2835440 t fired, .

Time elapsed: 264 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 0 1 0 4 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 AGEF EXCL 20/837 13/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 3124395 m, 151718 m/sec, 3767646 t fired, .

Time elapsed: 269 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 0 1 0 4 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 AGEF EXCL 25/837 16/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 3872712 m, 149663 m/sec, 4693697 t fired, .

Time elapsed: 274 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 0 1 0 4 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 AGEF EXCL 30/837 19/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 4611608 m, 147779 m/sec, 5612786 t fired, .

Time elapsed: 279 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 0 1 0 4 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 AGEF EXCL 35/837 22/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 5342364 m, 146151 m/sec, 6531787 t fired, .

Time elapsed: 284 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 0 1 0 4 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 AGEF EXCL 40/837 25/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 6063579 m, 144243 m/sec, 7440291 t fired, .

Time elapsed: 289 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 0 1 0 4 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 AGEF EXCL 45/837 28/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 6780781 m, 143440 m/sec, 8338935 t fired, .

Time elapsed: 294 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 0 1 0 4 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 AGEF EXCL 50/837 31/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 7495989 m, 143041 m/sec, 9253582 t fired, .

Time elapsed: 299 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 19 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ 0 0 0 0 4 0 2 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 304 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 36 (type EXCL) for 35 UtilityControlRoom-COL-Z4T3N08-CTLFireability-10
lola: time limit : 1098 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-10
lola: result : true
lola: markings : 31
lola: fired transitions : 65
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 UtilityControlRoom-COL-Z4T3N08-CTLFireability-03
lola: time limit : 1648 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-03
lola: result : true
lola: markings : 8448
lola: fired transitions : 9218
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-09
lola: time limit : 3296 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-09
lola: result : true
lola: markings : 318
lola: fired transitions : 767
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 14

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL unknown AGGR
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL unknown AGGR
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: DISJ unknown DISJ
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL unknown AGGR
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker


Time elapsed: 304 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-COL-Z4T3N08"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is UtilityControlRoom-COL-Z4T3N08, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r487-tall-167912703901034"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-COL-Z4T3N08.tgz
mv UtilityControlRoom-COL-Z4T3N08 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;