About the Execution of LoLa+red for UtilityControlRoom-COL-Z4T3N06
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 5469.947 | 321661.00 | 310362.00 | 1085.30 | T?T?FFTTF????T?T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r487-tall-167912703901026.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is UtilityControlRoom-COL-Z4T3N06, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r487-tall-167912703901026
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 484K
-rw-r--r-- 1 mcc users 8.6K Feb 26 14:38 CTLCardinality.txt
-rw-r--r-- 1 mcc users 82K Feb 26 14:38 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 26 14:34 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 26 14:34 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Feb 25 17:25 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 17:25 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 17:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:25 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Feb 26 14:45 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 130K Feb 26 14:45 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.0K Feb 26 14:43 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 26 14:43 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 17:25 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 17:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 29K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-COL-Z4T3N06-CTLFireability-00
FORMULA_NAME UtilityControlRoom-COL-Z4T3N06-CTLFireability-01
FORMULA_NAME UtilityControlRoom-COL-Z4T3N06-CTLFireability-02
FORMULA_NAME UtilityControlRoom-COL-Z4T3N06-CTLFireability-03
FORMULA_NAME UtilityControlRoom-COL-Z4T3N06-CTLFireability-04
FORMULA_NAME UtilityControlRoom-COL-Z4T3N06-CTLFireability-05
FORMULA_NAME UtilityControlRoom-COL-Z4T3N06-CTLFireability-06
FORMULA_NAME UtilityControlRoom-COL-Z4T3N06-CTLFireability-07
FORMULA_NAME UtilityControlRoom-COL-Z4T3N06-CTLFireability-08
FORMULA_NAME UtilityControlRoom-COL-Z4T3N06-CTLFireability-09
FORMULA_NAME UtilityControlRoom-COL-Z4T3N06-CTLFireability-10
FORMULA_NAME UtilityControlRoom-COL-Z4T3N06-CTLFireability-11
FORMULA_NAME UtilityControlRoom-COL-Z4T3N06-CTLFireability-12
FORMULA_NAME UtilityControlRoom-COL-Z4T3N06-CTLFireability-13
FORMULA_NAME UtilityControlRoom-COL-Z4T3N06-CTLFireability-14
FORMULA_NAME UtilityControlRoom-COL-Z4T3N06-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679229494912
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-COL-Z4T3N06
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 12:38:16] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 12:38:16] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 12:38:16] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-19 12:38:16] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-19 12:38:16] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 414 ms
[2023-03-19 12:38:16] [INFO ] Imported 13 HL places and 12 HL transitions for a total of 228 PT places and 450.0 transition bindings in 141 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 13 ms.
[2023-03-19 12:38:17] [INFO ] Built PT skeleton of HLPN with 13 places and 12 transitions 37 arcs in 4 ms.
[2023-03-19 12:38:17] [INFO ] Skeletonized 16 HLPN properties in 2 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Remains 9 properties that can be checked using skeleton over-approximation.
Ensure Unique test removed 1 transitions
Reduce redundant transitions removed 1 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Incomplete random walk after 10001 steps, including 2 resets, run finished after 90 ms. (steps per millisecond=111 ) properties (out of 15) seen :14
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 11 rows 13 cols
[2023-03-19 12:38:17] [INFO ] Computed 5 place invariants in 4 ms
[2023-03-19 12:38:17] [INFO ] After 313ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 1 atomic propositions for a total of 9 simplifications.
[2023-03-19 12:38:17] [INFO ] Flatten gal took : 12 ms
[2023-03-19 12:38:17] [INFO ] Flatten gal took : 4 ms
Transition timeout forces synchronizations/join behavior on parameter c of sort Cli
Domain [Cli(6), Z(4), Z(4)] of place MovetoZ breaks symmetries in sort Z
[2023-03-19 12:38:17] [INFO ] Unfolded HLPN to a Petri net with 228 places and 450 transitions 1446 arcs in 15 ms.
[2023-03-19 12:38:17] [INFO ] Unfolded 16 HLPN properties in 1 ms.
[2023-03-19 12:38:17] [INFO ] Reduced 18 identical enabling conditions.
[2023-03-19 12:38:17] [INFO ] Reduced 18 identical enabling conditions.
[2023-03-19 12:38:17] [INFO ] Reduced 18 identical enabling conditions.
[2023-03-19 12:38:17] [INFO ] Reduced 18 identical enabling conditions.
Ensure Unique test removed 96 transitions
Reduce redundant transitions removed 96 transitions.
Support contains 228 out of 228 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Applied a total of 0 rules in 8 ms. Remains 228 /228 variables (removed 0) and now considering 354/354 (removed 0) transitions.
// Phase 1: matrix 354 rows 228 cols
[2023-03-19 12:38:17] [INFO ] Computed 15 place invariants in 17 ms
[2023-03-19 12:38:17] [INFO ] Implicit Places using invariants in 114 ms returned []
[2023-03-19 12:38:17] [INFO ] Invariant cache hit.
[2023-03-19 12:38:18] [INFO ] Implicit Places using invariants and state equation in 147 ms returned []
Implicit Place search using SMT with State Equation took 264 ms to find 0 implicit places.
[2023-03-19 12:38:18] [INFO ] Invariant cache hit.
[2023-03-19 12:38:18] [INFO ] Dead Transitions using invariants and state equation in 200 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 478 ms. Remains : 228/228 places, 354/354 transitions.
Support contains 228 out of 228 places after structural reductions.
[2023-03-19 12:38:18] [INFO ] Flatten gal took : 47 ms
[2023-03-19 12:38:18] [INFO ] Flatten gal took : 53 ms
[2023-03-19 12:38:18] [INFO ] Input system was already deterministic with 354 transitions.
Finished random walk after 89 steps, including 0 resets, run visited all 25 properties in 8 ms. (steps per millisecond=11 )
[2023-03-19 12:38:19] [INFO ] Flatten gal took : 27 ms
[2023-03-19 12:38:19] [INFO ] Flatten gal took : 38 ms
[2023-03-19 12:38:19] [INFO ] Input system was already deterministic with 354 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Discarding 72 places :
Symmetric choice reduction at 0 with 72 rule applications. Total rules 72 place count 156 transition count 282
Iterating global reduction 0 with 72 rules applied. Total rules applied 144 place count 156 transition count 282
Applied a total of 144 rules in 12 ms. Remains 156 /228 variables (removed 72) and now considering 282/354 (removed 72) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 156/228 places, 282/354 transitions.
[2023-03-19 12:38:19] [INFO ] Flatten gal took : 14 ms
[2023-03-19 12:38:19] [INFO ] Flatten gal took : 13 ms
[2023-03-19 12:38:19] [INFO ] Input system was already deterministic with 282 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Discarding 72 places :
Symmetric choice reduction at 0 with 72 rule applications. Total rules 72 place count 156 transition count 282
Iterating global reduction 0 with 72 rules applied. Total rules applied 144 place count 156 transition count 282
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 0 with 12 rules applied. Total rules applied 156 place count 150 transition count 276
Applied a total of 156 rules in 27 ms. Remains 150 /228 variables (removed 78) and now considering 276/354 (removed 78) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 27 ms. Remains : 150/228 places, 276/354 transitions.
[2023-03-19 12:38:19] [INFO ] Flatten gal took : 11 ms
[2023-03-19 12:38:19] [INFO ] Flatten gal took : 12 ms
[2023-03-19 12:38:19] [INFO ] Input system was already deterministic with 276 transitions.
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Discarding 72 places :
Symmetric choice reduction at 0 with 72 rule applications. Total rules 72 place count 156 transition count 282
Iterating global reduction 0 with 72 rules applied. Total rules applied 144 place count 156 transition count 282
Applied a total of 144 rules in 6 ms. Remains 156 /228 variables (removed 72) and now considering 282/354 (removed 72) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 156/228 places, 282/354 transitions.
[2023-03-19 12:38:19] [INFO ] Flatten gal took : 13 ms
[2023-03-19 12:38:19] [INFO ] Flatten gal took : 13 ms
[2023-03-19 12:38:19] [INFO ] Input system was already deterministic with 282 transitions.
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Applied a total of 0 rules in 2 ms. Remains 228 /228 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 228/228 places, 354/354 transitions.
[2023-03-19 12:38:19] [INFO ] Flatten gal took : 12 ms
[2023-03-19 12:38:19] [INFO ] Flatten gal took : 14 ms
[2023-03-19 12:38:19] [INFO ] Input system was already deterministic with 354 transitions.
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Discarding 72 places :
Symmetric choice reduction at 0 with 72 rule applications. Total rules 72 place count 156 transition count 282
Iterating global reduction 0 with 72 rules applied. Total rules applied 144 place count 156 transition count 282
Applied a total of 144 rules in 8 ms. Remains 156 /228 variables (removed 72) and now considering 282/354 (removed 72) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 156/228 places, 282/354 transitions.
[2023-03-19 12:38:19] [INFO ] Flatten gal took : 11 ms
[2023-03-19 12:38:19] [INFO ] Flatten gal took : 11 ms
[2023-03-19 12:38:19] [INFO ] Input system was already deterministic with 282 transitions.
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Discarding 72 places :
Symmetric choice reduction at 0 with 72 rule applications. Total rules 72 place count 156 transition count 282
Iterating global reduction 0 with 72 rules applied. Total rules applied 144 place count 156 transition count 282
Applied a total of 144 rules in 6 ms. Remains 156 /228 variables (removed 72) and now considering 282/354 (removed 72) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 156/228 places, 282/354 transitions.
[2023-03-19 12:38:19] [INFO ] Flatten gal took : 11 ms
[2023-03-19 12:38:19] [INFO ] Flatten gal took : 12 ms
[2023-03-19 12:38:19] [INFO ] Input system was already deterministic with 282 transitions.
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Discarding 72 places :
Symmetric choice reduction at 0 with 72 rule applications. Total rules 72 place count 156 transition count 282
Iterating global reduction 0 with 72 rules applied. Total rules applied 144 place count 156 transition count 282
Applied a total of 144 rules in 5 ms. Remains 156 /228 variables (removed 72) and now considering 282/354 (removed 72) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 156/228 places, 282/354 transitions.
[2023-03-19 12:38:19] [INFO ] Flatten gal took : 10 ms
[2023-03-19 12:38:19] [INFO ] Flatten gal took : 12 ms
[2023-03-19 12:38:19] [INFO ] Input system was already deterministic with 282 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Discarding 72 places :
Symmetric choice reduction at 0 with 72 rule applications. Total rules 72 place count 156 transition count 282
Iterating global reduction 0 with 72 rules applied. Total rules applied 144 place count 156 transition count 282
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 0 with 12 rules applied. Total rules applied 156 place count 150 transition count 276
Drop transitions removed 24 transitions
Redundant transition composition rules discarded 24 transitions
Iterating global reduction 0 with 24 rules applied. Total rules applied 180 place count 150 transition count 252
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 183 place count 147 transition count 180
Iterating global reduction 0 with 3 rules applied. Total rules applied 186 place count 147 transition count 180
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 204 place count 129 transition count 162
Iterating global reduction 0 with 18 rules applied. Total rules applied 222 place count 129 transition count 162
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 240 place count 111 transition count 126
Iterating global reduction 0 with 18 rules applied. Total rules applied 258 place count 111 transition count 126
Applied a total of 258 rules in 27 ms. Remains 111 /228 variables (removed 117) and now considering 126/354 (removed 228) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 27 ms. Remains : 111/228 places, 126/354 transitions.
[2023-03-19 12:38:20] [INFO ] Flatten gal took : 4 ms
[2023-03-19 12:38:20] [INFO ] Flatten gal took : 4 ms
[2023-03-19 12:38:20] [INFO ] Input system was already deterministic with 126 transitions.
Finished random walk after 53 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=53 )
FORMULA UtilityControlRoom-COL-Z4T3N06-CTLFireability-07 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Applied a total of 0 rules in 5 ms. Remains 228 /228 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 228/228 places, 354/354 transitions.
[2023-03-19 12:38:20] [INFO ] Flatten gal took : 11 ms
[2023-03-19 12:38:20] [INFO ] Flatten gal took : 12 ms
[2023-03-19 12:38:20] [INFO ] Input system was already deterministic with 354 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Applied a total of 0 rules in 7 ms. Remains 228 /228 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 228/228 places, 354/354 transitions.
[2023-03-19 12:38:20] [INFO ] Flatten gal took : 10 ms
[2023-03-19 12:38:20] [INFO ] Flatten gal took : 10 ms
[2023-03-19 12:38:20] [INFO ] Input system was already deterministic with 354 transitions.
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Discarding 72 places :
Symmetric choice reduction at 0 with 72 rule applications. Total rules 72 place count 156 transition count 282
Iterating global reduction 0 with 72 rules applied. Total rules applied 144 place count 156 transition count 282
Applied a total of 144 rules in 4 ms. Remains 156 /228 variables (removed 72) and now considering 282/354 (removed 72) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 156/228 places, 282/354 transitions.
[2023-03-19 12:38:20] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:38:20] [INFO ] Flatten gal took : 9 ms
[2023-03-19 12:38:20] [INFO ] Input system was already deterministic with 282 transitions.
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Discarding 72 places :
Symmetric choice reduction at 0 with 72 rule applications. Total rules 72 place count 156 transition count 282
Iterating global reduction 0 with 72 rules applied. Total rules applied 144 place count 156 transition count 282
Applied a total of 144 rules in 4 ms. Remains 156 /228 variables (removed 72) and now considering 282/354 (removed 72) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 156/228 places, 282/354 transitions.
[2023-03-19 12:38:20] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:38:20] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:38:20] [INFO ] Input system was already deterministic with 282 transitions.
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Discarding 72 places :
Symmetric choice reduction at 0 with 72 rule applications. Total rules 72 place count 156 transition count 282
Iterating global reduction 0 with 72 rules applied. Total rules applied 144 place count 156 transition count 282
Applied a total of 144 rules in 4 ms. Remains 156 /228 variables (removed 72) and now considering 282/354 (removed 72) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 156/228 places, 282/354 transitions.
[2023-03-19 12:38:20] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:38:20] [INFO ] Flatten gal took : 9 ms
[2023-03-19 12:38:20] [INFO ] Input system was already deterministic with 282 transitions.
Starting structural reductions in LTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Applied a total of 0 rules in 2 ms. Remains 228 /228 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 228/228 places, 354/354 transitions.
[2023-03-19 12:38:20] [INFO ] Flatten gal took : 9 ms
[2023-03-19 12:38:20] [INFO ] Flatten gal took : 11 ms
[2023-03-19 12:38:20] [INFO ] Input system was already deterministic with 354 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Applied a total of 0 rules in 6 ms. Remains 228 /228 variables (removed 0) and now considering 354/354 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6 ms. Remains : 228/228 places, 354/354 transitions.
[2023-03-19 12:38:20] [INFO ] Flatten gal took : 14 ms
[2023-03-19 12:38:20] [INFO ] Flatten gal took : 11 ms
[2023-03-19 12:38:20] [INFO ] Input system was already deterministic with 354 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 228/228 places, 354/354 transitions.
Drop transitions removed 96 transitions
Trivial Post-agglo rules discarded 96 transitions
Performed 96 trivial Post agglomeration. Transition count delta: 96
Iterating post reduction 0 with 96 rules applied. Total rules applied 96 place count 228 transition count 258
Reduce places removed 96 places and 0 transitions.
Ensure Unique test removed 24 transitions
Reduce isomorphic transitions removed 24 transitions.
Iterating post reduction 1 with 120 rules applied. Total rules applied 216 place count 132 transition count 234
Performed 24 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 24 Pre rules applied. Total rules applied 216 place count 132 transition count 210
Deduced a syphon composed of 24 places in 0 ms
Reduce places removed 24 places and 0 transitions.
Iterating global reduction 2 with 48 rules applied. Total rules applied 264 place count 108 transition count 210
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 267 place count 105 transition count 138
Iterating global reduction 2 with 3 rules applied. Total rules applied 270 place count 105 transition count 138
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 288 place count 87 transition count 120
Iterating global reduction 2 with 18 rules applied. Total rules applied 306 place count 87 transition count 120
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 324 place count 69 transition count 84
Iterating global reduction 2 with 18 rules applied. Total rules applied 342 place count 69 transition count 84
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 360 place count 51 transition count 66
Iterating global reduction 2 with 18 rules applied. Total rules applied 378 place count 51 transition count 66
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Iterating post reduction 2 with 18 rules applied. Total rules applied 396 place count 51 transition count 48
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 6 Pre rules applied. Total rules applied 396 place count 51 transition count 42
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 3 with 12 rules applied. Total rules applied 408 place count 45 transition count 42
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 3 with 12 rules applied. Total rules applied 420 place count 39 transition count 36
Applied a total of 420 rules in 15 ms. Remains 39 /228 variables (removed 189) and now considering 36/354 (removed 318) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 15 ms. Remains : 39/228 places, 36/354 transitions.
[2023-03-19 12:38:20] [INFO ] Flatten gal took : 1 ms
[2023-03-19 12:38:20] [INFO ] Flatten gal took : 1 ms
[2023-03-19 12:38:20] [INFO ] Input system was already deterministic with 36 transitions.
Finished random walk after 9 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=9 )
FORMULA UtilityControlRoom-COL-Z4T3N06-CTLFireability-15 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
[2023-03-19 12:38:20] [INFO ] Flatten gal took : 36 ms
[2023-03-19 12:38:20] [INFO ] Flatten gal took : 36 ms
[2023-03-19 12:38:20] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 27 ms.
[2023-03-19 12:38:20] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 228 places, 354 transitions and 1062 arcs took 2 ms.
Total runtime 4542 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT UtilityControlRoom-COL-Z4T3N06
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability
FORMULA UtilityControlRoom-COL-Z4T3N06-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T3N06-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T3N06-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T3N06-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T3N06-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T3N06-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T3N06-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679229816573
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 10 (type EXCL) for 9 UtilityControlRoom-COL-Z4T3N06-CTLFireability-03
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/256 6/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-03 1037163 m, 207432 m/sec, 2543320 t fired, .
Time elapsed: 10 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/256 12/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-03 1993926 m, 191352 m/sec, 5004816 t fired, .
Time elapsed: 15 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/256 17/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-03 2902437 m, 181702 m/sec, 7382597 t fired, .
Time elapsed: 20 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/256 21/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-03 3774394 m, 174391 m/sec, 9696911 t fired, .
Time elapsed: 25 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/256 26/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-03 4618821 m, 168885 m/sec, 11980984 t fired, .
Time elapsed: 30 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/256 30/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-03 5443994 m, 165034 m/sec, 14228159 t fired, .
Time elapsed: 35 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 10 (type EXCL) for UtilityControlRoom-COL-Z4T3N06-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 37 (type EXCL) for 36 UtilityControlRoom-COL-Z4T3N06-CTLFireability-13
lola: time limit : 273 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for UtilityControlRoom-COL-Z4T3N06-CTLFireability-13
lola: result : true
lola: markings : 511031
lola: fired transitions : 544388
lola: time used : 1.000000
lola: memory pages used : 3
lola: LAUNCH task # 34 (type EXCL) for 33 UtilityControlRoom-COL-Z4T3N06-CTLFireability-12
lola: time limit : 296 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 4/296 4/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-12 525451 m, 105090 m/sec, 1479512 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 9/296 7/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-12 1179646 m, 130839 m/sec, 3409589 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 14/296 11/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-12 1808141 m, 125699 m/sec, 5274377 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 19/296 14/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-12 2417620 m, 121895 m/sec, 7093354 t fired, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 24/296 17/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-12 3016452 m, 119766 m/sec, 8888242 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 29/296 20/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-12 3605639 m, 117837 m/sec, 10653489 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 34/296 23/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-12 4193143 m, 117500 m/sec, 12437797 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 39/296 26/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-12 4772782 m, 115927 m/sec, 14178339 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 44/296 29/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-12 5341642 m, 113772 m/sec, 15912186 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 49/296 32/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-12 5904640 m, 112599 m/sec, 17623577 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 34 (type EXCL) for UtilityControlRoom-COL-Z4T3N06-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 31 (type EXCL) for 30 UtilityControlRoom-COL-Z4T3N06-CTLFireability-11
lola: time limit : 318 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/318 4/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-11 680395 m, 136079 m/sec, 2836821 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/318 7/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-11 1314298 m, 126780 m/sec, 5605014 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 15/318 10/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-11 1891613 m, 115463 m/sec, 8383486 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 20/318 13/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-11 2474238 m, 116525 m/sec, 11131928 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 25/318 16/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-11 3032412 m, 111634 m/sec, 13826860 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 30/318 19/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-11 3594647 m, 112447 m/sec, 16316173 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 35/318 22/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-11 4139450 m, 108960 m/sec, 18759028 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 40/318 24/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-11 4659092 m, 103928 m/sec, 21221690 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 45/318 27/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-11 5145889 m, 97359 m/sec, 23828456 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 50/318 29/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-11 5648836 m, 100589 m/sec, 26303625 t fired, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 55/318 32/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-11 6133057 m, 96844 m/sec, 28736317 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 31 (type EXCL) for UtilityControlRoom-COL-Z4T3N06-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 28 (type EXCL) for 27 UtilityControlRoom-COL-Z4T3N06-CTLFireability-10
lola: time limit : 344 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/344 5/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-10 691611 m, 138322 m/sec, 2291270 t fired, .
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/344 8/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-10 1328547 m, 127387 m/sec, 4421386 t fired, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/344 12/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-10 1933225 m, 120935 m/sec, 6454893 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/344 15/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-10 2519085 m, 117172 m/sec, 8432489 t fired, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/344 18/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-10 3102032 m, 116589 m/sec, 10402647 t fired, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/344 22/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-10 3650476 m, 109688 m/sec, 12259616 t fired, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 35/344 25/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-10 4188189 m, 107542 m/sec, 14086265 t fired, .
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 40/344 28/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-10 4719977 m, 106357 m/sec, 15899256 t fired, .
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 45/344 30/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-10 5245767 m, 105158 m/sec, 17692817 t fired, .
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 28 (type EXCL) for UtilityControlRoom-COL-Z4T3N06-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 22 (type EXCL) for 21 UtilityControlRoom-COL-Z4T3N06-CTLFireability-08
lola: time limit : 377 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for UtilityControlRoom-COL-Z4T3N06-CTLFireability-08
lola: result : false
lola: markings : 2946
lola: fired transitions : 3937
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 UtilityControlRoom-COL-Z4T3N06-CTLFireability-06
lola: time limit : 424 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for UtilityControlRoom-COL-Z4T3N06-CTLFireability-06
lola: result : true
lola: markings : 29845
lola: fired transitions : 50865
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 UtilityControlRoom-COL-Z4T3N06-CTLFireability-05
lola: time limit : 485 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for UtilityControlRoom-COL-Z4T3N06-CTLFireability-05
lola: result : false
lola: markings : 62
lola: fired transitions : 143
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 UtilityControlRoom-COL-Z4T3N06-CTLFireability-04
lola: time limit : 565 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for UtilityControlRoom-COL-Z4T3N06-CTLFireability-04
lola: result : false
lola: markings : 20
lola: fired transitions : 21
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 UtilityControlRoom-COL-Z4T3N06-CTLFireability-02
lola: time limit : 679 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for UtilityControlRoom-COL-Z4T3N06-CTLFireability-02
lola: result : true
lola: markings : 9
lola: fired transitions : 18
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-COL-Z4T3N06-CTLFireability-00
lola: time limit : 848 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for UtilityControlRoom-COL-Z4T3N06-CTLFireability-00
lola: result : true
lola: markings : 40326
lola: fired transitions : 65862
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 UtilityControlRoom-COL-Z4T3N06-CTLFireability-01
lola: time limit : 1131 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 AGEF EXCL 5/1131 6/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-01 1171639 m, 234327 m/sec, 1411589 t fired, .
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 AGEF EXCL 10/1131 11/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-01 2200085 m, 205689 m/sec, 2750911 t fired, .
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 AGEF EXCL 15/1131 15/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-01 3132311 m, 186445 m/sec, 4015042 t fired, .
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 AGEF EXCL 20/1131 19/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-01 4011787 m, 175895 m/sec, 5242313 t fired, .
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 AGEF EXCL 25/1131 23/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-01 4861108 m, 169864 m/sec, 6453637 t fired, .
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 AGEF EXCL 30/1131 28/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-01 5764027 m, 180583 m/sec, 7761738 t fired, .
Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 AGEF EXCL 35/1131 32/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-01 6642136 m, 175621 m/sec, 9049269 t fired, .
Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 4 (type EXCL) for UtilityControlRoom-COL-Z4T3N06-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 25 (type EXCL) for 24 UtilityControlRoom-COL-Z4T3N06-CTLFireability-09
lola: time limit : 1677 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/1677 5/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-09 833757 m, 166751 m/sec, 2783892 t fired, .
Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/1677 10/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-09 1606325 m, 154513 m/sec, 5382541 t fired, .
Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/1677 14/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-09 2352538 m, 149242 m/sec, 7890695 t fired, .
Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/1677 18/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-09 3073861 m, 144264 m/sec, 10329474 t fired, .
Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/1677 22/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-09 3778869 m, 141001 m/sec, 12711786 t fired, .
Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/1677 25/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-09 4468354 m, 137897 m/sec, 15041506 t fired, .
Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/1677 29/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-09 5146989 m, 135727 m/sec, 17336539 t fired, .
Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 40/1677 32/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-09 5809783 m, 132558 m/sec, 19583847 t fired, .
Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 25 (type EXCL) for UtilityControlRoom-COL-Z4T3N06-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 40 (type EXCL) for 39 UtilityControlRoom-COL-Z4T3N06-CTLFireability-14
lola: time limit : 3310 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/3310 9/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-14 1341673 m, 268334 m/sec, 2335307 t fired, .
Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/3310 15/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-14 2490553 m, 229776 m/sec, 4476238 t fired, .
Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 15/3310 22/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-14 3630669 m, 228023 m/sec, 6599870 t fired, .
Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 20/3310 28/32 UtilityControlRoom-COL-Z4T3N06-CTLFireability-14 4656884 m, 205243 m/sec, 8586333 t fired, .
Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 40 (type EXCL) for UtilityControlRoom-COL-Z4T3N06-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: Portfolio finished: no open tasks 14
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N06-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-01: AGEF unknown AGGR
UtilityControlRoom-COL-Z4T3N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-03: CTL unknown AGGR
UtilityControlRoom-COL-Z4T3N06-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-09: CTL unknown AGGR
UtilityControlRoom-COL-Z4T3N06-CTLFireability-10: CTL unknown AGGR
UtilityControlRoom-COL-Z4T3N06-CTLFireability-11: CTL unknown AGGR
UtilityControlRoom-COL-Z4T3N06-CTLFireability-12: CTL unknown AGGR
UtilityControlRoom-COL-Z4T3N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N06-CTLFireability-14: CTL unknown AGGR
Time elapsed: 315 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-COL-Z4T3N06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is UtilityControlRoom-COL-Z4T3N06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r487-tall-167912703901026"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-COL-Z4T3N06.tgz
mv UtilityControlRoom-COL-Z4T3N06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;