MCC'2023- Execution of r487-tall-167912703800972

About the Execution of LoLa+red for UtilityControlRoom-COL-Z2T3N08

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
1537.180	429109.00	449587.00	1409.80	TTF?FFFFFF?FFTFF	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r487-tall-167912703800972.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is UtilityControlRoom-COL-Z2T3N08, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r487-tall-167912703800972
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 536K
-rw-r--r-- 1 mcc users 8.1K Feb 26 14:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K Feb 26 14:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Feb 26 14:40 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 26 14:40 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.4K Feb 25 17:24 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 17:24 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Feb 25 17:24 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 17:24 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Feb 26 14:47 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 156K Feb 26 14:47 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 14:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 90K Feb 26 14:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 17:24 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 17:24 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 29K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-LTLFireability-00
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-LTLFireability-01
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-LTLFireability-02
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-LTLFireability-03
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-LTLFireability-04
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-LTLFireability-05
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-LTLFireability-06
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-LTLFireability-07
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-LTLFireability-08
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-LTLFireability-09
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-LTLFireability-10
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-LTLFireability-11
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-LTLFireability-12
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-LTLFireability-13
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-LTLFireability-14
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1679227541720

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-COL-Z2T3N08
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 12:05:43] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 12:05:43] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 12:05:43] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-19 12:05:43] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-19 12:05:43] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 400 ms
[2023-03-19 12:05:43] [INFO ] Imported 13 HL places and 12 HL transitions for a total of 140 PT places and 216.0 transition bindings in 11 ms.
Parsed 16 properties from file /home/mcc/execution/LTLFireability.xml in 9 ms.
Working with output stream class java.io.PrintStream
[2023-03-19 12:05:43] [INFO ] Built PT skeleton of HLPN with 13 places and 12 transitions 37 arcs in 4 ms.
[2023-03-19 12:05:43] [INFO ] Skeletonized 16 HLPN properties in 1 ms.
Initial state reduction rules removed 6 formulas.
FORMULA UtilityControlRoom-COL-Z2T3N08-LTLFireability-00 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z2T3N08-LTLFireability-02 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z2T3N08-LTLFireability-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z2T3N08-LTLFireability-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z2T3N08-LTLFireability-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z2T3N08-LTLFireability-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Computed a total of 0 stabilizing places and 0 stable transitions
Remains 9 properties that can be checked using skeleton over-approximation.
Ensure Unique test removed 1 transitions
Reduce redundant transitions removed 1 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Finished random walk after 138 steps, including 0 resets, run visited all 11 properties in 19 ms. (steps per millisecond=7 )
[2023-03-19 12:05:43] [INFO ] Flatten gal took : 13 ms
[2023-03-19 12:05:43] [INFO ] Flatten gal took : 3 ms
Transition timeout forces synchronizations/join behavior on parameter c of sort Cli
Domain [Cli(8), Z(2), Z(2)] of place MovetoZ breaks symmetries in sort Z
[2023-03-19 12:05:43] [INFO ] Unfolded HLPN to a Petri net with 140 places and 216 transitions 680 arcs in 12 ms.
[2023-03-19 12:05:43] [INFO ] Unfolded 10 HLPN properties in 1 ms.
[2023-03-19 12:05:43] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 12:05:43] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 12:05:43] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 12:05:43] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 12:05:43] [INFO ] Reduced 8 identical enabling conditions.
Ensure Unique test removed 32 transitions
Reduce redundant transitions removed 32 transitions.
Support contains 123 out of 140 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Applied a total of 0 rules in 8 ms. Remains 140 /140 variables (removed 0) and now considering 184/184 (removed 0) transitions.
// Phase 1: matrix 184 rows 140 cols
[2023-03-19 12:05:44] [INFO ] Computed 19 place invariants in 14 ms
[2023-03-19 12:05:44] [INFO ] Implicit Places using invariants in 427 ms returned [99]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 452 ms to find 1 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 139/140 places, 184/184 transitions.
Applied a total of 0 rules in 2 ms. Remains 139 /139 variables (removed 0) and now considering 184/184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 462 ms. Remains : 139/140 places, 184/184 transitions.
Support contains 123 out of 139 places after structural reductions.
[2023-03-19 12:05:44] [INFO ] Flatten gal took : 22 ms
[2023-03-19 12:05:44] [INFO ] Flatten gal took : 18 ms
[2023-03-19 12:05:44] [INFO ] Input system was already deterministic with 184 transitions.
Finished random walk after 2399 steps, including 0 resets, run visited all 16 properties in 36 ms. (steps per millisecond=66 )
FORMULA UtilityControlRoom-COL-Z2T3N08-LTLFireability-04 FALSE TECHNIQUES REACHABILITY_KNOWLEDGE
Computed a total of 0 stabilizing places and 0 stable transitions
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F((G(p1)||p0)))'
Support contains 43 out of 139 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 139/139 places, 184/184 transitions.
Performed 32 Post agglomeration using F-continuation condition.Transition count delta: 32
Iterating post reduction 0 with 32 rules applied. Total rules applied 32 place count 139 transition count 152
Reduce places removed 32 places and 0 transitions.
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 48 rules applied. Total rules applied 80 place count 107 transition count 136
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 2 with 16 rules applied. Total rules applied 96 place count 99 transition count 128
Applied a total of 96 rules in 24 ms. Remains 99 /139 variables (removed 40) and now considering 128/184 (removed 56) transitions.
// Phase 1: matrix 128 rows 99 cols
[2023-03-19 12:05:45] [INFO ] Computed 18 place invariants in 1 ms
[2023-03-19 12:05:45] [INFO ] Implicit Places using invariants in 34 ms returned []
[2023-03-19 12:05:45] [INFO ] Invariant cache hit.
[2023-03-19 12:05:45] [INFO ] Implicit Places using invariants and state equation in 58 ms returned []
Implicit Place search using SMT with State Equation took 95 ms to find 0 implicit places.
[2023-03-19 12:05:45] [INFO ] Redundant transitions in 3 ms returned []
[2023-03-19 12:05:45] [INFO ] Invariant cache hit.
[2023-03-19 12:05:45] [INFO ] Dead Transitions using invariants and state equation in 75 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 99/139 places, 128/184 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 205 ms. Remains : 99/139 places, 128/184 transitions.
Stuttering acceptance computed with spot in 238 ms :[(AND (NOT p1) (NOT p0))]
Running random walk in product with property : UtilityControlRoom-COL-Z2T3N08-LTLFireability-01 automaton TGBA Formula[mat=[[{ cond=(AND p1 (NOT p0)), acceptance={} source=0 dest: 0}, { cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=0 dest: 0}]], initial=0, aps=[p1:(OR (AND (GEQ s46 1) (GEQ s81 1)) (AND (GEQ s43 1) (GEQ s79 1)) (AND (GEQ s41 1) (GEQ s78 1)) (AND (GEQ s38 1) (GEQ s77 1)) (AND (GEQ s36 1) (GEQ s76 1...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null][true]]
Product exploration explored 100000 steps with 40428 reset in 475 ms.
Product exploration explored 100000 steps with 40452 reset in 399 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p1) (NOT p0)), (X (NOT (AND p1 (NOT p0)))), (X (X (NOT (AND p1 (NOT p0)))))]
False Knowledge obtained : [(X (AND (NOT p1) (NOT p0))), (X (NOT (AND (NOT p1) (NOT p0)))), (X (X (AND (NOT p1) (NOT p0)))), (X (X (NOT (AND (NOT p1) (NOT p0)))))]
Knowledge based reduction with 3 factoid took 171 ms. Reduced automaton from 1 states, 2 edges and 2 AP (stutter insensitive) to 1 states, 2 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 33 ms :[(AND (NOT p0) (NOT p1))]
Finished random walk after 15 steps, including 0 resets, run visited all 2 properties in 2 ms. (steps per millisecond=7 )
Knowledge obtained : [(AND (NOT p1) (NOT p0)), (X (NOT (AND p1 (NOT p0)))), (X (X (NOT (AND p1 (NOT p0)))))]
False Knowledge obtained : [(X (AND (NOT p1) (NOT p0))), (X (NOT (AND (NOT p1) (NOT p0)))), (X (X (AND (NOT p1) (NOT p0)))), (X (X (NOT (AND (NOT p1) (NOT p0))))), (F (AND (NOT p0) p1)), (F (NOT (AND (NOT p0) (NOT p1))))]
Knowledge based reduction with 3 factoid took 191 ms. Reduced automaton from 1 states, 2 edges and 2 AP (stutter insensitive) to 1 states, 2 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 32 ms :[(AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 31 ms :[(AND (NOT p0) (NOT p1))]
[2023-03-19 12:05:46] [INFO ] Invariant cache hit.
[2023-03-19 12:05:47] [INFO ] [Real]Absence check using 18 positive place invariants in 11 ms returned sat
[2023-03-19 12:05:47] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-19 12:05:47] [INFO ] [Real]Absence check using state equation in 60 ms returned sat
[2023-03-19 12:05:47] [INFO ] Solution in real domain found non-integer solution.
[2023-03-19 12:05:47] [INFO ] [Nat]Absence check using 18 positive place invariants in 7 ms returned sat
[2023-03-19 12:05:47] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-19 12:05:47] [INFO ] [Nat]Absence check using state equation in 80 ms returned sat
[2023-03-19 12:05:47] [INFO ] Computed and/alt/rep : 104/160/104 causal constraints (skipped 0 transitions) in 12 ms.
[2023-03-19 12:05:47] [INFO ] Added : 52 causal constraints over 11 iterations in 115 ms. Result :sat
Could not prove EG (AND (NOT p0) (NOT p1))
Support contains 43 out of 99 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 99/99 places, 128/128 transitions.
Applied a total of 0 rules in 6 ms. Remains 99 /99 variables (removed 0) and now considering 128/128 (removed 0) transitions.
[2023-03-19 12:05:47] [INFO ] Invariant cache hit.
[2023-03-19 12:05:47] [INFO ] Implicit Places using invariants in 28 ms returned []
[2023-03-19 12:05:47] [INFO ] Invariant cache hit.
[2023-03-19 12:05:47] [INFO ] Implicit Places using invariants and state equation in 122 ms returned []
Implicit Place search using SMT with State Equation took 151 ms to find 0 implicit places.
[2023-03-19 12:05:47] [INFO ] Redundant transitions in 2 ms returned []
[2023-03-19 12:05:47] [INFO ] Invariant cache hit.
[2023-03-19 12:05:47] [INFO ] Dead Transitions using invariants and state equation in 98 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 265 ms. Remains : 99/99 places, 128/128 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (NOT (AND (NOT p0) p1))), (X (X (NOT (AND (NOT p0) p1))))]
False Knowledge obtained : [(X (AND (NOT p0) (NOT p1))), (X (NOT (AND (NOT p0) (NOT p1)))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1)))))]
Knowledge based reduction with 3 factoid took 166 ms. Reduced automaton from 1 states, 2 edges and 2 AP (stutter insensitive) to 1 states, 2 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 43 ms :[(AND (NOT p0) (NOT p1))]
Finished random walk after 16 steps, including 0 resets, run visited all 2 properties in 1 ms. (steps per millisecond=16 )
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (NOT (AND (NOT p0) p1))), (X (X (NOT (AND (NOT p0) p1))))]
False Knowledge obtained : [(X (AND (NOT p0) (NOT p1))), (X (NOT (AND (NOT p0) (NOT p1)))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (F (AND (NOT p0) p1)), (F (NOT (AND (NOT p0) (NOT p1))))]
Knowledge based reduction with 3 factoid took 201 ms. Reduced automaton from 1 states, 2 edges and 2 AP (stutter insensitive) to 1 states, 2 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 40 ms :[(AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 34 ms :[(AND (NOT p0) (NOT p1))]
[2023-03-19 12:05:48] [INFO ] Invariant cache hit.
[2023-03-19 12:05:48] [INFO ] [Real]Absence check using 18 positive place invariants in 7 ms returned sat
[2023-03-19 12:05:48] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-19 12:05:48] [INFO ] [Real]Absence check using state equation in 66 ms returned sat
[2023-03-19 12:05:48] [INFO ] Solution in real domain found non-integer solution.
[2023-03-19 12:05:48] [INFO ] [Nat]Absence check using 18 positive place invariants in 7 ms returned sat
[2023-03-19 12:05:48] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-19 12:05:48] [INFO ] [Nat]Absence check using state equation in 56 ms returned sat
[2023-03-19 12:05:48] [INFO ] Computed and/alt/rep : 104/160/104 causal constraints (skipped 0 transitions) in 9 ms.
[2023-03-19 12:05:48] [INFO ] Added : 52 causal constraints over 11 iterations in 106 ms. Result :sat
Could not prove EG (AND (NOT p0) (NOT p1))
Stuttering acceptance computed with spot in 33 ms :[(AND (NOT p0) (NOT p1))]
Product exploration explored 100000 steps with 40515 reset in 453 ms.
Product exploration explored 100000 steps with 40503 reset in 454 ms.
Support contains 43 out of 99 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 99/99 places, 128/128 transitions.
Applied a total of 0 rules in 5 ms. Remains 99 /99 variables (removed 0) and now considering 128/128 (removed 0) transitions.
[2023-03-19 12:05:49] [INFO ] Invariant cache hit.
[2023-03-19 12:05:49] [INFO ] Implicit Places using invariants in 44 ms returned []
[2023-03-19 12:05:49] [INFO ] Invariant cache hit.
[2023-03-19 12:05:50] [INFO ] Implicit Places using invariants and state equation in 63 ms returned []
Implicit Place search using SMT with State Equation took 108 ms to find 0 implicit places.
[2023-03-19 12:05:50] [INFO ] Redundant transitions in 2 ms returned []
[2023-03-19 12:05:50] [INFO ] Invariant cache hit.
[2023-03-19 12:05:50] [INFO ] Dead Transitions using invariants and state equation in 64 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 186 ms. Remains : 99/99 places, 128/128 transitions.
Treatment of property UtilityControlRoom-COL-Z2T3N08-LTLFireability-01 finished in 5232 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((p0&&G(F(p1)))))'
Support contains 27 out of 139 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 139/139 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 123 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 123 transition count 168
Applied a total of 32 rules in 10 ms. Remains 123 /139 variables (removed 16) and now considering 168/184 (removed 16) transitions.
// Phase 1: matrix 168 rows 123 cols
[2023-03-19 12:05:50] [INFO ] Computed 18 place invariants in 3 ms
[2023-03-19 12:05:50] [INFO ] Implicit Places using invariants in 44 ms returned []
[2023-03-19 12:05:50] [INFO ] Invariant cache hit.
[2023-03-19 12:05:50] [INFO ] Implicit Places using invariants and state equation in 67 ms returned []
Implicit Place search using SMT with State Equation took 113 ms to find 0 implicit places.
[2023-03-19 12:05:50] [INFO ] Invariant cache hit.
[2023-03-19 12:05:50] [INFO ] Dead Transitions using invariants and state equation in 74 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 123/139 places, 168/184 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 199 ms. Remains : 123/139 places, 168/184 transitions.
Stuttering acceptance computed with spot in 224 ms :[(OR (NOT p0) (NOT p1)), (OR (NOT p0) (NOT p1)), true, (NOT p1), (NOT p1)]
Running random walk in product with property : UtilityControlRoom-COL-Z2T3N08-LTLFireability-03 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={} source=1 dest: 2}, { cond=(AND p0 (NOT p1)), acceptance={} source=1 dest: 3}, { cond=p0, acceptance={} source=1 dest: 4}], [{ cond=true, acceptance={0} source=2 dest: 2}], [{ cond=(NOT p1), acceptance={0} source=3 dest: 3}], [{ cond=(NOT p1), acceptance={} source=4 dest: 3}, { cond=true, acceptance={} source=4 dest: 4}]], initial=0, aps=[p0:(OR (GEQ s81 1) (GEQ s80 1) (GEQ s75 1) (GEQ s74 1) (GEQ s77 1) (GEQ s76 1) (GEQ s79 1) (GEQ s78 1)), p1:(OR (AND (GEQ s0 1) (GEQ s25 1) (GEQ s82 1)) (...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Product exploration explored 100000 steps with 11787 reset in 244 ms.
Product exploration explored 100000 steps with 12004 reset in 273 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (AND p0 (NOT p1))), (X p0), true]
False Knowledge obtained : [(X (X (NOT p1))), (X (X p1))]
Knowledge sufficient to adopt a stutter insensitive property.
Knowledge based reduction with 4 factoid took 154 ms. Reduced automaton from 5 states, 8 edges and 2 AP (stutter sensitive) to 3 states, 4 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 75 ms :[(AND (NOT p1) (NOT p0)), (NOT p1), (NOT p1)]
Finished random walk after 4 steps, including 0 resets, run visited all 2 properties in 1 ms. (steps per millisecond=4 )
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (AND p0 (NOT p1))), (X p0), true]
False Knowledge obtained : [(X (X (NOT p1))), (X (X p1)), (F (NOT (AND (NOT p1) (NOT p0)))), (F p1)]
Knowledge based reduction with 4 factoid took 169 ms. Reduced automaton from 3 states, 4 edges and 2 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 64 ms :[(NOT p1), (NOT p1)]
Stuttering acceptance computed with spot in 60 ms :[(NOT p1), (NOT p1)]
[2023-03-19 12:05:51] [INFO ] Invariant cache hit.
[2023-03-19 12:05:51] [INFO ] [Real]Absence check using 18 positive place invariants in 8 ms returned sat
[2023-03-19 12:05:51] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-19 12:05:51] [INFO ] [Real]Absence check using state equation in 68 ms returned sat
[2023-03-19 12:05:51] [INFO ] Solution in real domain found non-integer solution.
[2023-03-19 12:05:52] [INFO ] [Nat]Absence check using 18 positive place invariants in 5 ms returned sat
[2023-03-19 12:05:52] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-19 12:05:52] [INFO ] [Nat]Absence check using state equation in 55 ms returned sat
[2023-03-19 12:05:52] [INFO ] Computed and/alt/rep : 160/248/160 causal constraints (skipped 0 transitions) in 9 ms.
[2023-03-19 12:05:52] [INFO ] Added : 88 causal constraints over 18 iterations in 203 ms. Result :sat
Could not prove EG (NOT p1)
Support contains 19 out of 123 places. Attempting structural reductions.
Property had overlarge support with respect to TGBA, discarding it for now.
Starting structural reductions in SI_LTL mode, iteration 0 : 123/123 places, 168/168 transitions.
Performed 16 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 16 Pre rules applied. Total rules applied 0 place count 123 transition count 152
Deduced a syphon composed of 16 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 0 with 32 rules applied. Total rules applied 32 place count 107 transition count 152
Performed 16 Post agglomeration using F-continuation condition.Transition count delta: 16
Deduced a syphon composed of 16 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 0 with 32 rules applied. Total rules applied 64 place count 91 transition count 136
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 0 with 16 rules applied. Total rules applied 80 place count 91 transition count 120
Applied a total of 80 rules in 18 ms. Remains 91 /123 variables (removed 32) and now considering 120/168 (removed 48) transitions.
// Phase 1: matrix 120 rows 91 cols
[2023-03-19 12:05:52] [INFO ] Computed 18 place invariants in 1 ms
[2023-03-19 12:05:52] [INFO ] Implicit Places using invariants in 34 ms returned []
[2023-03-19 12:05:52] [INFO ] Invariant cache hit.
[2023-03-19 12:05:52] [INFO ] Implicit Places using invariants and state equation in 54 ms returned []
Implicit Place search using SMT with State Equation took 90 ms to find 0 implicit places.
[2023-03-19 12:05:52] [INFO ] Redundant transitions in 2 ms returned []
[2023-03-19 12:05:52] [INFO ] Invariant cache hit.
[2023-03-19 12:05:52] [INFO ] Dead Transitions using invariants and state equation in 70 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 91/123 places, 120/168 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 194 ms. Remains : 91/123 places, 120/168 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(NOT p1), (X (NOT p1))]
False Knowledge obtained : [(X (X (NOT p1))), (X (X p1))]
Knowledge based reduction with 2 factoid took 116 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 67 ms :[(NOT p1), (NOT p1)]
Finished random walk after 3 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=3 )
Knowledge obtained : [(NOT p1), (X (NOT p1))]
False Knowledge obtained : [(X (X (NOT p1))), (X (X p1)), (F p1)]
Knowledge based reduction with 2 factoid took 114 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 60 ms :[(NOT p1), (NOT p1)]
Stuttering acceptance computed with spot in 69 ms :[(NOT p1), (NOT p1)]
[2023-03-19 12:05:53] [INFO ] Invariant cache hit.
[2023-03-19 12:05:53] [INFO ] [Real]Absence check using 18 positive place invariants in 5 ms returned sat
[2023-03-19 12:05:53] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-19 12:05:53] [INFO ] [Real]Absence check using state equation in 39 ms returned sat
[2023-03-19 12:05:53] [INFO ] Solution in real domain found non-integer solution.
[2023-03-19 12:05:53] [INFO ] [Nat]Absence check using 18 positive place invariants in 5 ms returned sat
[2023-03-19 12:05:53] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-19 12:05:53] [INFO ] [Nat]Absence check using state equation in 41 ms returned sat
[2023-03-19 12:05:53] [INFO ] Computed and/alt/rep : 112/200/112 causal constraints (skipped 0 transitions) in 8 ms.
[2023-03-19 12:05:53] [INFO ] Added : 61 causal constraints over 13 iterations in 125 ms. Result :sat
Could not prove EG (NOT p1)
Stuttering acceptance computed with spot in 76 ms :[(NOT p1), (NOT p1)]
Product exploration explored 100000 steps with 15316 reset in 273 ms.
Product exploration explored 100000 steps with 15433 reset in 274 ms.
Support contains 19 out of 91 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 91/91 places, 120/120 transitions.
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 0 with 16 rules applied. Total rules applied 16 place count 83 transition count 112
Applied a total of 16 rules in 6 ms. Remains 83 /91 variables (removed 8) and now considering 112/120 (removed 8) transitions.
// Phase 1: matrix 112 rows 83 cols
[2023-03-19 12:05:54] [INFO ] Computed 18 place invariants in 2 ms
[2023-03-19 12:05:54] [INFO ] Implicit Places using invariants in 42 ms returned []
[2023-03-19 12:05:54] [INFO ] Invariant cache hit.
[2023-03-19 12:05:54] [INFO ] Implicit Places using invariants and state equation in 52 ms returned []
Implicit Place search using SMT with State Equation took 95 ms to find 0 implicit places.
[2023-03-19 12:05:54] [INFO ] Redundant transitions in 1 ms returned []
[2023-03-19 12:05:54] [INFO ] Invariant cache hit.
[2023-03-19 12:05:54] [INFO ] Dead Transitions using invariants and state equation in 48 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 83/91 places, 112/120 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 154 ms. Remains : 83/91 places, 112/120 transitions.
Treatment of property UtilityControlRoom-COL-Z2T3N08-LTLFireability-03 finished in 4063 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G((F(!p0)&&F(G(p1)))))'
Support contains 40 out of 139 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 139/139 places, 184/184 transitions.
Performed 16 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 16 Pre rules applied. Total rules applied 0 place count 139 transition count 168
Deduced a syphon composed of 16 places in 1 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 0 with 32 rules applied. Total rules applied 32 place count 123 transition count 168
Performed 24 Post agglomeration using F-continuation condition.Transition count delta: 24
Deduced a syphon composed of 24 places in 0 ms
Reduce places removed 24 places and 0 transitions.
Iterating global reduction 0 with 48 rules applied. Total rules applied 80 place count 99 transition count 144
Applied a total of 80 rules in 11 ms. Remains 99 /139 variables (removed 40) and now considering 144/184 (removed 40) transitions.
// Phase 1: matrix 144 rows 99 cols
[2023-03-19 12:05:54] [INFO ] Computed 18 place invariants in 1 ms
[2023-03-19 12:05:54] [INFO ] Implicit Places using invariants in 52 ms returned [82]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 53 ms to find 1 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 98/139 places, 144/184 transitions.
Applied a total of 0 rules in 3 ms. Remains 98 /98 variables (removed 0) and now considering 144/144 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 67 ms. Remains : 98/139 places, 144/184 transitions.
Stuttering acceptance computed with spot in 95 ms :[(OR (NOT p1) p0), p0, (NOT p1)]
Running random walk in product with property : UtilityControlRoom-COL-Z2T3N08-LTLFireability-06 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=p0, acceptance={} source=0 dest: 1}, { cond=(NOT p1), acceptance={} source=0 dest: 2}], [{ cond=p0, acceptance={0} source=1 dest: 1}], [{ cond=p1, acceptance={} source=2 dest: 2}, { cond=(NOT p1), acceptance={0} source=2 dest: 2}]], initial=0, aps=[p0:(OR (GEQ s81 1) (GEQ s80 1) (GEQ s75 1) (GEQ s74 1) (GEQ s77 1) (GEQ s76 1) (GEQ s79 1) (GEQ s78 1)), p1:(OR (GEQ s65 1) (GEQ s64 1) (GEQ s67 1) (GEQ s...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null, null][true, true, true]]
Product exploration explored 100000 steps with 0 reset in 240 ms.
Stack based approach found an accepted trace after 1724 steps with 0 reset with depth 1725 and stack size 1725 in 5 ms.
FORMULA UtilityControlRoom-COL-Z2T3N08-LTLFireability-06 FALSE TECHNIQUES STACK_TEST
Treatment of property UtilityControlRoom-COL-Z2T3N08-LTLFireability-06 finished in 423 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G((X(F(!p1))||p0)))'
Support contains 48 out of 139 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 139/139 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 123 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 123 transition count 168
Performed 32 Post agglomeration using F-continuation condition.Transition count delta: 32
Deduced a syphon composed of 32 places in 0 ms
Reduce places removed 32 places and 0 transitions.
Iterating global reduction 0 with 64 rules applied. Total rules applied 96 place count 91 transition count 136
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 0 with 16 rules applied. Total rules applied 112 place count 91 transition count 120
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 113 place count 90 transition count 104
Ensure Unique test removed 1 places
Iterating global reduction 0 with 2 rules applied. Total rules applied 115 place count 89 transition count 104
Applied a total of 115 rules in 13 ms. Remains 89 /139 variables (removed 50) and now considering 104/184 (removed 80) transitions.
// Phase 1: matrix 104 rows 89 cols
[2023-03-19 12:05:54] [INFO ] Computed 17 place invariants in 0 ms
[2023-03-19 12:05:54] [INFO ] Implicit Places using invariants in 53 ms returned []
[2023-03-19 12:05:54] [INFO ] Invariant cache hit.
[2023-03-19 12:05:54] [INFO ] Implicit Places using invariants and state equation in 51 ms returned []
Implicit Place search using SMT with State Equation took 123 ms to find 0 implicit places.
[2023-03-19 12:05:54] [INFO ] Redundant transitions in 0 ms returned []
[2023-03-19 12:05:54] [INFO ] Invariant cache hit.
[2023-03-19 12:05:54] [INFO ] Dead Transitions using invariants and state equation in 46 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 89/139 places, 104/184 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 188 ms. Remains : 89/139 places, 104/184 transitions.
Stuttering acceptance computed with spot in 64 ms :[(AND (NOT p0) p1), p1]
Running random walk in product with property : UtilityControlRoom-COL-Z2T3N08-LTLFireability-07 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={} source=0 dest: 1}], [{ cond=p1, acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(OR (AND (OR (LT s58 1) (LT s73 1)) (OR (LT s63 1) (LT s76 1)) (OR (LT s68 1) (LT s78 1)) (OR (LT s71 1) (LT s80 1)) (OR (LT s60 1) (LT s74 1)) (OR (LT...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null, null][true, true]]
Product exploration explored 100000 steps with 121 reset in 162 ms.
Product exploration explored 100000 steps with 150 reset in 287 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND p0 (NOT p1)), (X (NOT p1)), (X (X (NOT p1)))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 190 ms. Reduced automaton from 2 states, 3 edges and 2 AP (stutter insensitive) to 2 states, 3 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 48 ms :[(AND (NOT p0) p1), p1]
Finished random walk after 22 steps, including 0 resets, run visited all 2 properties in 3 ms. (steps per millisecond=7 )
Knowledge obtained : [(AND p0 (NOT p1)), (X (NOT p1)), (X (X (NOT p1)))]
False Knowledge obtained : [(F (NOT p0)), (F p1)]
Knowledge based reduction with 3 factoid took 130 ms. Reduced automaton from 2 states, 3 edges and 2 AP (stutter insensitive) to 2 states, 3 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 52 ms :[(AND (NOT p0) p1), p1]
Stuttering acceptance computed with spot in 53 ms :[(AND (NOT p0) p1), p1]
Support contains 48 out of 89 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 89/89 places, 104/104 transitions.
Applied a total of 0 rules in 4 ms. Remains 89 /89 variables (removed 0) and now considering 104/104 (removed 0) transitions.
[2023-03-19 12:05:55] [INFO ] Invariant cache hit.
[2023-03-19 12:05:55] [INFO ] Implicit Places using invariants in 35 ms returned []
[2023-03-19 12:05:55] [INFO ] Invariant cache hit.
[2023-03-19 12:05:55] [INFO ] Implicit Places using invariants and state equation in 51 ms returned []
Implicit Place search using SMT with State Equation took 87 ms to find 0 implicit places.
[2023-03-19 12:05:55] [INFO ] Redundant transitions in 0 ms returned []
[2023-03-19 12:05:55] [INFO ] Invariant cache hit.
[2023-03-19 12:05:56] [INFO ] Dead Transitions using invariants and state equation in 45 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 143 ms. Remains : 89/89 places, 104/104 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND p0 (NOT p1)), (X (NOT p1)), (X (X (NOT p1)))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 82 ms. Reduced automaton from 2 states, 3 edges and 2 AP (stutter insensitive) to 2 states, 3 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 50 ms :[(AND (NOT p0) p1), p1]
Finished random walk after 472 steps, including 0 resets, run visited all 2 properties in 5 ms. (steps per millisecond=94 )
Knowledge obtained : [(AND p0 (NOT p1)), (X (NOT p1)), (X (X (NOT p1)))]
False Knowledge obtained : [(F (NOT p0)), (F p1)]
Knowledge based reduction with 3 factoid took 115 ms. Reduced automaton from 2 states, 3 edges and 2 AP (stutter insensitive) to 2 states, 3 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 51 ms :[(AND (NOT p0) p1), p1]
Stuttering acceptance computed with spot in 65 ms :[(AND (NOT p0) p1), p1]
Stuttering acceptance computed with spot in 61 ms :[(AND (NOT p0) p1), p1]
Product exploration explored 100000 steps with 137 reset in 167 ms.
Product exploration explored 100000 steps with 133 reset in 177 ms.
Support contains 48 out of 89 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 89/89 places, 104/104 transitions.
Applied a total of 0 rules in 2 ms. Remains 89 /89 variables (removed 0) and now considering 104/104 (removed 0) transitions.
[2023-03-19 12:05:56] [INFO ] Invariant cache hit.
[2023-03-19 12:05:56] [INFO ] Implicit Places using invariants in 35 ms returned []
[2023-03-19 12:05:56] [INFO ] Invariant cache hit.
[2023-03-19 12:05:56] [INFO ] Implicit Places using invariants and state equation in 48 ms returned []
Implicit Place search using SMT with State Equation took 85 ms to find 0 implicit places.
[2023-03-19 12:05:56] [INFO ] Redundant transitions in 1 ms returned []
[2023-03-19 12:05:56] [INFO ] Invariant cache hit.
[2023-03-19 12:05:56] [INFO ] Dead Transitions using invariants and state equation in 51 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 156 ms. Remains : 89/89 places, 104/104 transitions.
Treatment of property UtilityControlRoom-COL-Z2T3N08-LTLFireability-07 finished in 2344 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(((G(p1)||F(p2))&&p0)))'
Support contains 59 out of 139 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 139/139 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 123 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 123 transition count 168
Applied a total of 32 rules in 3 ms. Remains 123 /139 variables (removed 16) and now considering 168/184 (removed 16) transitions.
// Phase 1: matrix 168 rows 123 cols
[2023-03-19 12:05:57] [INFO ] Computed 18 place invariants in 0 ms
[2023-03-19 12:05:57] [INFO ] Implicit Places using invariants in 36 ms returned []
[2023-03-19 12:05:57] [INFO ] Invariant cache hit.
[2023-03-19 12:05:57] [INFO ] Implicit Places using invariants and state equation in 52 ms returned []
Implicit Place search using SMT with State Equation took 88 ms to find 0 implicit places.
[2023-03-19 12:05:57] [INFO ] Invariant cache hit.
[2023-03-19 12:05:57] [INFO ] Dead Transitions using invariants and state equation in 62 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 123/139 places, 168/184 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 154 ms. Remains : 123/139 places, 168/184 transitions.
Stuttering acceptance computed with spot in 172 ms :[true, (NOT p2), (OR (NOT p0) (AND (NOT p1) (NOT p2))), (AND (NOT p2) (NOT p1)), (OR (NOT p0) (AND (NOT p1) (NOT p2)))]
Running random walk in product with property : UtilityControlRoom-COL-Z2T3N08-LTLFireability-08 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=(NOT p2), acceptance={0} source=1 dest: 1}], [{ cond=true, acceptance={} source=2 dest: 4}], [{ cond=(AND (NOT p1) (NOT p2)), acceptance={} source=3 dest: 1}, { cond=(AND p1 (NOT p2)), acceptance={} source=3 dest: 3}], [{ cond=(NOT p0), acceptance={} source=4 dest: 0}, { cond=(AND p0 (NOT p1) (NOT p2)), acceptance={} source=4 dest: 1}, { cond=(AND p0 p1 (NOT p2)), acceptance={} source=4 dest: 3}]], initial=2, aps=[p2:(OR (GEQ s84 1) (GEQ s83 1) (GEQ s86 1) (GEQ s85 1) (GEQ s89 1) (GEQ s87 1) (GEQ s90 1) (GEQ s88 1)), p1:(OR (GEQ s2 1) (GEQ s3 1) (GEQ s4 1) (GEQ s5 1...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Entered a terminal (fully accepting) state of product in 1 steps with 0 reset in 0 ms.
FORMULA UtilityControlRoom-COL-Z2T3N08-LTLFireability-08 FALSE TECHNIQUES STUTTER_TEST
Treatment of property UtilityControlRoom-COL-Z2T3N08-LTLFireability-08 finished in 358 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F((X(F(p0))||G((X((G(p2) U (p3&&G(p2))))||p1)))))'
Support contains 40 out of 139 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 139/139 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 123 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 123 transition count 168
Applied a total of 32 rules in 4 ms. Remains 123 /139 variables (removed 16) and now considering 168/184 (removed 16) transitions.
[2023-03-19 12:05:57] [INFO ] Invariant cache hit.
[2023-03-19 12:05:57] [INFO ] Implicit Places using invariants in 52 ms returned []
[2023-03-19 12:05:57] [INFO ] Invariant cache hit.
[2023-03-19 12:05:57] [INFO ] Implicit Places using invariants and state equation in 108 ms returned []
Implicit Place search using SMT with State Equation took 161 ms to find 0 implicit places.
[2023-03-19 12:05:57] [INFO ] Invariant cache hit.
[2023-03-19 12:05:57] [INFO ] Dead Transitions using invariants and state equation in 66 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 123/139 places, 168/184 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 234 ms. Remains : 123/139 places, 168/184 transitions.
Stuttering acceptance computed with spot in 167 ms :[(OR (AND (NOT p0) (NOT p1) (NOT p2)) (AND (NOT p0) (NOT p1) (NOT p3))), (OR (AND (NOT p0) (NOT p1) (NOT p2)) (AND (NOT p0) (NOT p1) (NOT p3))), (OR (AND (NOT p0) (NOT p1) (NOT p2)) (AND (NOT p0) (NOT p1) (NOT p3))), (AND (NOT p0) (NOT p1) (NOT p2))]
Running random walk in product with property : UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}, { cond=(NOT p1), acceptance={} source=0 dest: 2}], [{ cond=(NOT p0), acceptance={1} source=1 dest: 1}, { cond=(AND (NOT p0) (NOT p1)), acceptance={0, 1} source=1 dest: 2}], [{ cond=(AND (NOT p0) (NOT p2)), acceptance={1} source=2 dest: 1}, { cond=(AND (NOT p0) p1 (NOT p3) p2), acceptance={1} source=2 dest: 2}, { cond=(OR (AND (NOT p0) (NOT p1) (NOT p3)) (AND (NOT p0) (NOT p1) (NOT p2))), acceptance={0, 1} source=2 dest: 2}, { cond=(AND (NOT p0) p1 p3 p2), acceptance={} source=2 dest: 3}, { cond=(AND (NOT p0) (NOT p1) p3 p2), acceptance={0} source=2 dest: 3}], [{ cond=(AND (NOT p0) (NOT p2)), acceptance={1} source=3 dest: 1}, { cond=(AND (NOT p0) (NOT p1) (NOT p2)), acceptance={0, 1} source=3 dest: 2}, { cond=(AND (NOT p0) p1 p2), acceptance={} source=3 dest: 3}, { cond=(AND (NOT p0) (NOT p1) p2), acceptance={0} source=3 dest: 3}]], initial=0, aps=[p1:(OR (GEQ s32 1) (GEQ s33 1) (GEQ s34 1) (GEQ s35 1) (GEQ s36 1) (GEQ s37 1) (GEQ s39 1) (GEQ s38 1) (GEQ s41 1) (GEQ s40 1) (GEQ s26 1) (GEQ s27 1) (GE...], nbAcceptance=2, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive], stateDesc=[null, null, null, null][false, false, false, false]]
Product exploration explored 100000 steps with 4478 reset in 373 ms.
Product exploration explored 100000 steps with 4479 reset in 389 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p1) (NOT p0) (NOT p2) (NOT p3)), (X (NOT (AND (NOT p0) p1 p3 p2))), (X (AND (NOT p0) (NOT p1))), (X (NOT (AND (NOT p0) (NOT p1) p3 p2))), (X (AND (NOT p0) (NOT p2))), (X (NOT (AND (NOT p0) p1 (NOT p3) p2))), (X (OR (AND (NOT p0) (NOT p1) (NOT p3)) (AND (NOT p0) (NOT p1) (NOT p2)))), (X (NOT p0)), (X (X (NOT (AND (NOT p0) p1 p3 p2)))), (X (X (NOT (AND (NOT p0) (NOT p1) p2)))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1) p3 p2)))), (X (X (AND (NOT p0) (NOT p2)))), (X (X (AND (NOT p0) (NOT p1) (NOT p2)))), (X (X (NOT (AND (NOT p0) p1 p2)))), (X (X (NOT (AND (NOT p0) p1 (NOT p3) p2)))), (X (X (OR (AND (NOT p0) (NOT p1) (NOT p3)) (AND (NOT p0) (NOT p1) (NOT p2))))), (X (X (NOT p0)))]
False Knowledge obtained : []
Knowledge based reduction with 18 factoid took 724 ms. Reduced automaton from 4 states, 13 edges and 4 AP (stutter sensitive) to 4 states, 12 edges and 4 AP (stutter sensitive).
Stuttering acceptance computed with spot in 147 ms :[(OR (AND (NOT p0) (NOT p1) (NOT p2)) (AND (NOT p0) (NOT p1) (NOT p3))), (OR (AND (NOT p0) (NOT p1) (NOT p2)) (AND (NOT p0) (NOT p1) (NOT p3))), (OR (AND (NOT p0) (NOT p1) (NOT p2)) (AND (NOT p0) (NOT p1) (NOT p3))), (AND (NOT p0) (NOT p1) (NOT p2))]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 275 ms. (steps per millisecond=36 ) properties (out of 10) seen :5
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 76 ms. (steps per millisecond=131 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 55 ms. (steps per millisecond=181 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 58 ms. (steps per millisecond=172 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 57 ms. (steps per millisecond=175 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 60 ms. (steps per millisecond=166 ) properties (out of 5) seen :0
Running SMT prover for 5 properties.
[2023-03-19 12:06:00] [INFO ] Invariant cache hit.
[2023-03-19 12:06:00] [INFO ] After 31ms SMT Verify possible using all constraints in real domain returned unsat :5 sat :0
Fused 5 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Found 5 invariant AP formulas.
Knowledge obtained : [(AND (NOT p1) (NOT p0) (NOT p2) (NOT p3)), (X (NOT (AND (NOT p0) p1 p3 p2))), (X (AND (NOT p0) (NOT p1))), (X (NOT (AND (NOT p0) (NOT p1) p3 p2))), (X (AND (NOT p0) (NOT p2))), (X (NOT (AND (NOT p0) p1 (NOT p3) p2))), (X (OR (AND (NOT p0) (NOT p1) (NOT p3)) (AND (NOT p0) (NOT p1) (NOT p2)))), (X (NOT p0)), (X (X (NOT (AND (NOT p0) p1 p3 p2)))), (X (X (NOT (AND (NOT p0) (NOT p1) p2)))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1) p3 p2)))), (X (X (AND (NOT p0) (NOT p2)))), (X (X (AND (NOT p0) (NOT p1) (NOT p2)))), (X (X (NOT (AND (NOT p0) p1 p2)))), (X (X (NOT (AND (NOT p0) p1 (NOT p3) p2)))), (X (X (OR (AND (NOT p0) (NOT p1) (NOT p3)) (AND (NOT p0) (NOT p1) (NOT p2))))), (X (X (NOT p0))), (G (NOT (AND p1 p2 (NOT p0) (NOT p3)))), (G (NOT (AND (NOT p1) p2 (NOT p0) p3))), (G (NOT (AND p1 p2 (NOT p0) p3))), (G (NOT (AND p1 p2 (NOT p0)))), (G (NOT (AND (NOT p1) p2 (NOT p0))))]
False Knowledge obtained : [(F (NOT (OR (AND (NOT p1) (NOT p2) (NOT p0)) (AND (NOT p1) (NOT p0) (NOT p3))))), (F p0), (F (NOT (AND (NOT p2) (NOT p0)))), (F (NOT (AND (NOT p1) (NOT p0)))), (F (NOT (AND (NOT p1) (NOT p2) (NOT p0))))]
Knowledge based reduction with 23 factoid took 1055 ms. Reduced automaton from 4 states, 12 edges and 4 AP (stutter sensitive) to 2 states, 3 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 59 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 67 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
[2023-03-19 12:06:01] [INFO ] Invariant cache hit.
[2023-03-19 12:06:01] [INFO ] [Real]Absence check using 18 positive place invariants in 5 ms returned sat
[2023-03-19 12:06:01] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-19 12:06:01] [INFO ] [Real]Absence check using state equation in 48 ms returned sat
[2023-03-19 12:06:01] [INFO ] Solution in real domain found non-integer solution.
[2023-03-19 12:06:01] [INFO ] [Nat]Absence check using 18 positive place invariants in 4 ms returned sat
[2023-03-19 12:06:01] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-19 12:06:01] [INFO ] [Nat]Absence check using state equation in 47 ms returned sat
[2023-03-19 12:06:01] [INFO ] Computed and/alt/rep : 160/248/160 causal constraints (skipped 0 transitions) in 10 ms.
[2023-03-19 12:06:01] [INFO ] Added : 36 causal constraints over 8 iterations in 84 ms. Result :sat
Could not prove EG (AND (NOT p0) (NOT p1))
Support contains 40 out of 123 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 123/123 places, 168/168 transitions.
Applied a total of 0 rules in 1 ms. Remains 123 /123 variables (removed 0) and now considering 168/168 (removed 0) transitions.
[2023-03-19 12:06:01] [INFO ] Invariant cache hit.
[2023-03-19 12:06:01] [INFO ] Implicit Places using invariants in 41 ms returned []
[2023-03-19 12:06:01] [INFO ] Invariant cache hit.
[2023-03-19 12:06:01] [INFO ] Implicit Places using invariants and state equation in 58 ms returned []
Implicit Place search using SMT with State Equation took 100 ms to find 0 implicit places.
[2023-03-19 12:06:01] [INFO ] Invariant cache hit.
[2023-03-19 12:06:01] [INFO ] Dead Transitions using invariants and state equation in 72 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 173 ms. Remains : 123/123 places, 168/168 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (AND (NOT p0) (NOT p1))), (X (NOT (AND (NOT p0) p1))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) p1))))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 164 ms. Reduced automaton from 2 states, 3 edges and 2 AP (stutter sensitive) to 2 states, 3 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 66 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Finished random walk after 13 steps, including 0 resets, run visited all 2 properties in 1 ms. (steps per millisecond=13 )
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (AND (NOT p0) (NOT p1))), (X (NOT (AND (NOT p0) p1))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) p1))))]
False Knowledge obtained : [(F (AND (NOT p0) p1)), (F (NOT (AND (NOT p0) (NOT p1))))]
Knowledge based reduction with 5 factoid took 184 ms. Reduced automaton from 2 states, 3 edges and 2 AP (stutter sensitive) to 2 states, 3 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 54 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 70 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
[2023-03-19 12:06:02] [INFO ] Invariant cache hit.
[2023-03-19 12:06:02] [INFO ] [Real]Absence check using 18 positive place invariants in 6 ms returned sat
[2023-03-19 12:06:02] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-19 12:06:02] [INFO ] [Real]Absence check using state equation in 49 ms returned sat
[2023-03-19 12:06:02] [INFO ] Solution in real domain found non-integer solution.
[2023-03-19 12:06:02] [INFO ] [Nat]Absence check using 18 positive place invariants in 5 ms returned sat
[2023-03-19 12:06:02] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-19 12:06:02] [INFO ] [Nat]Absence check using state equation in 42 ms returned sat
[2023-03-19 12:06:02] [INFO ] Computed and/alt/rep : 160/248/160 causal constraints (skipped 0 transitions) in 11 ms.
[2023-03-19 12:06:02] [INFO ] Added : 36 causal constraints over 8 iterations in 84 ms. Result :sat
Could not prove EG (AND (NOT p0) (NOT p1))
Stuttering acceptance computed with spot in 58 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Product exploration explored 100000 steps with 4521 reset in 302 ms.
Product exploration explored 100000 steps with 4489 reset in 314 ms.
Applying partial POR strategy [false, true]
Stuttering acceptance computed with spot in 68 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Support contains 40 out of 123 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 123/123 places, 168/168 transitions.
Performed 32 Post agglomeration using F-continuation condition.Transition count delta: -8
Deduced a syphon composed of 32 places in 0 ms
Iterating global reduction 0 with 32 rules applied. Total rules applied 32 place count 123 transition count 176
Deduced a syphon composed of 32 places in 0 ms
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 0 with 16 rules applied. Total rules applied 48 place count 123 transition count 160
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 49 place count 122 transition count 144
Deduced a syphon composed of 32 places in 0 ms
Iterating global reduction 0 with 1 rules applied. Total rules applied 50 place count 122 transition count 144
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 58 place count 114 transition count 136
Deduced a syphon composed of 24 places in 0 ms
Iterating global reduction 0 with 8 rules applied. Total rules applied 66 place count 114 transition count 136
Deduced a syphon composed of 24 places in 0 ms
Applied a total of 66 rules in 36 ms. Remains 114 /123 variables (removed 9) and now considering 136/168 (removed 32) transitions.
[2023-03-19 12:06:03] [INFO ] Redundant transitions in 0 ms returned []
// Phase 1: matrix 136 rows 114 cols
[2023-03-19 12:06:03] [INFO ] Computed 18 place invariants in 1 ms
[2023-03-19 12:06:03] [INFO ] Dead Transitions using invariants and state equation in 65 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 114/123 places, 136/168 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 118 ms. Remains : 114/123 places, 136/168 transitions.
Support contains 40 out of 123 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 123/123 places, 168/168 transitions.
Applied a total of 0 rules in 1 ms. Remains 123 /123 variables (removed 0) and now considering 168/168 (removed 0) transitions.
// Phase 1: matrix 168 rows 123 cols
[2023-03-19 12:06:03] [INFO ] Computed 18 place invariants in 0 ms
[2023-03-19 12:06:03] [INFO ] Implicit Places using invariants in 37 ms returned []
[2023-03-19 12:06:03] [INFO ] Invariant cache hit.
[2023-03-19 12:06:03] [INFO ] Implicit Places using invariants and state equation in 63 ms returned []
Implicit Place search using SMT with State Equation took 127 ms to find 0 implicit places.
[2023-03-19 12:06:03] [INFO ] Invariant cache hit.
[2023-03-19 12:06:03] [INFO ] Dead Transitions using invariants and state equation in 63 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 202 ms. Remains : 123/123 places, 168/168 transitions.
Treatment of property UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 finished in 6644 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F((G(!p0)||(F(!p2)&&G(F(!p3))&&p1))))'
Support contains 48 out of 139 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 139/139 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 123 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 123 transition count 168
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 0 with 16 rules applied. Total rules applied 48 place count 115 transition count 160
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 0 with 16 rules applied. Total rules applied 64 place count 115 transition count 144
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 65 place count 114 transition count 128
Iterating global reduction 0 with 1 rules applied. Total rules applied 66 place count 114 transition count 128
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 74 place count 106 transition count 120
Iterating global reduction 0 with 8 rules applied. Total rules applied 82 place count 106 transition count 120
Applied a total of 82 rules in 10 ms. Remains 106 /139 variables (removed 33) and now considering 120/184 (removed 64) transitions.
// Phase 1: matrix 120 rows 106 cols
[2023-03-19 12:06:04] [INFO ] Computed 18 place invariants in 1 ms
[2023-03-19 12:06:04] [INFO ] Implicit Places using invariants in 46 ms returned []
[2023-03-19 12:06:04] [INFO ] Invariant cache hit.
[2023-03-19 12:06:04] [INFO ] Implicit Places using invariants and state equation in 53 ms returned []
Implicit Place search using SMT with State Equation took 114 ms to find 0 implicit places.
[2023-03-19 12:06:04] [INFO ] Redundant transitions in 13 ms returned []
[2023-03-19 12:06:04] [INFO ] Invariant cache hit.
[2023-03-19 12:06:04] [INFO ] Dead Transitions using invariants and state equation in 107 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 106/139 places, 120/184 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 247 ms. Remains : 106/139 places, 120/184 transitions.
Stuttering acceptance computed with spot in 178 ms :[(OR (AND p0 (NOT p1)) (AND p0 p2) (AND p0 p3)), (AND p0 p3), (AND p0 p3), (OR (AND p0 (NOT p1)) (AND p0 p2)), (AND p0 p2)]
Running random walk in product with property : UtilityControlRoom-COL-Z2T3N08-LTLFireability-12 automaton TGBA Formula[mat=[[{ cond=(AND p0 p3), acceptance={} source=0 dest: 1}, { cond=true, acceptance={} source=0 dest: 2}, { cond=(NOT p1), acceptance={} source=0 dest: 3}, { cond=(AND p1 p2), acceptance={} source=0 dest: 4}], [{ cond=(AND (NOT p0) p3), acceptance={} source=1 dest: 1}, { cond=(AND p0 p3), acceptance={0} source=1 dest: 1}], [{ cond=(AND p0 p3), acceptance={} source=2 dest: 1}, { cond=true, acceptance={} source=2 dest: 2}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={} source=3 dest: 3}, { cond=(AND p0 (NOT p1)), acceptance={0} source=3 dest: 3}, { cond=(AND p1 p2), acceptance={} source=3 dest: 4}], [{ cond=(AND (NOT p0) p2), acceptance={} source=4 dest: 4}, { cond=(AND p0 p2), acceptance={0} source=4 dest: 4}]], initial=0, aps=[p0:(OR (AND (GEQ s69 1) (GEQ s96 1)) (AND (GEQ s66 1) (GEQ s94 1)) (AND (GEQ s64 1) (GEQ s93 1)) (AND (GEQ s61 1) (GEQ s92 1)) (AND (GEQ s59 1) (GEQ s91 1...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null, null, null, null][true, true, true, true, true]]
Product exploration explored 100000 steps with 2542 reset in 187 ms.
Product exploration explored 100000 steps with 2492 reset in 189 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p3) p1 (NOT p2)), (X (NOT (AND p0 p3))), (X (NOT (AND (NOT p0) p2))), (X (NOT (AND (NOT p0) p3))), (X (NOT (AND (NOT p0) (NOT p1)))), (X (NOT (AND p0 p2))), (X (NOT (AND p1 p2))), (X (NOT (AND p0 (NOT p1)))), (X (X (NOT (AND p0 p3)))), true, (X (X (NOT (AND (NOT p0) p2)))), (X (X (NOT (AND (NOT p0) p3)))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT (AND p0 p2)))), (X (X (NOT (AND p1 p2)))), (X (X (NOT (AND p0 (NOT p1)))))]
False Knowledge obtained : []
Knowledge based reduction with 16 factoid took 544 ms. Reduced automaton from 5 states, 13 edges and 4 AP (stutter insensitive) to 3 states, 5 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 217 ms :[(AND p3 p0), (AND p3 p0), (AND p3 p0)]
Finished random walk after 20 steps, including 0 resets, run visited all 2 properties in 2 ms. (steps per millisecond=10 )
Knowledge obtained : [(AND (NOT p0) (NOT p3) p1 (NOT p2)), (X (NOT (AND p0 p3))), (X (NOT (AND (NOT p0) p2))), (X (NOT (AND (NOT p0) p3))), (X (NOT (AND (NOT p0) (NOT p1)))), (X (NOT (AND p0 p2))), (X (NOT (AND p1 p2))), (X (NOT (AND p0 (NOT p1)))), (X (X (NOT (AND p0 p3)))), true, (X (X (NOT (AND (NOT p0) p2)))), (X (X (NOT (AND (NOT p0) p3)))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT (AND p0 p2)))), (X (X (NOT (AND p1 p2)))), (X (X (NOT (AND p0 (NOT p1)))))]
False Knowledge obtained : [(F (AND p3 (NOT p0))), (F (AND p3 p0))]
Knowledge based reduction with 16 factoid took 551 ms. Reduced automaton from 3 states, 5 edges and 2 AP (stutter insensitive) to 3 states, 5 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 98 ms :[(AND p3 p0), (AND p3 p0), (AND p3 p0)]
Stuttering acceptance computed with spot in 70 ms :[(AND p3 p0), (AND p3 p0), (AND p3 p0)]
Support contains 40 out of 106 places. Attempting structural reductions.
Property had overlarge support with respect to TGBA, discarding it for now.
Starting structural reductions in SI_LTL mode, iteration 0 : 106/106 places, 120/120 transitions.
Applied a total of 0 rules in 9 ms. Remains 106 /106 variables (removed 0) and now considering 120/120 (removed 0) transitions.
[2023-03-19 12:06:06] [INFO ] Invariant cache hit.
[2023-03-19 12:06:06] [INFO ] Implicit Places using invariants in 31 ms returned []
[2023-03-19 12:06:06] [INFO ] Invariant cache hit.
[2023-03-19 12:06:06] [INFO ] Implicit Places using invariants and state equation in 71 ms returned []
Implicit Place search using SMT with State Equation took 127 ms to find 0 implicit places.
[2023-03-19 12:06:06] [INFO ] Redundant transitions in 0 ms returned []
[2023-03-19 12:06:06] [INFO ] Invariant cache hit.
[2023-03-19 12:06:06] [INFO ] Dead Transitions using invariants and state equation in 51 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 194 ms. Remains : 106/106 places, 120/120 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p3) (NOT p0)), (X (NOT (AND p3 p0))), true, (X (X (NOT (AND p3 (NOT p0))))), (X (X (NOT (AND p3 p0))))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 137 ms. Reduced automaton from 3 states, 5 edges and 2 AP (stutter insensitive) to 3 states, 5 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 90 ms :[(AND p0 p3), (AND p0 p3), (AND p0 p3)]
Finished random walk after 21 steps, including 0 resets, run visited all 2 properties in 2 ms. (steps per millisecond=10 )
Knowledge obtained : [(AND (NOT p3) (NOT p0)), (X (NOT (AND p3 p0))), true, (X (X (NOT (AND p3 (NOT p0))))), (X (X (NOT (AND p3 p0))))]
False Knowledge obtained : [(F (AND (NOT p0) p3)), (F (AND p0 p3))]
Knowledge based reduction with 5 factoid took 196 ms. Reduced automaton from 3 states, 5 edges and 2 AP (stutter insensitive) to 3 states, 5 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 101 ms :[(AND p0 p3), (AND p0 p3), (AND p0 p3)]
Stuttering acceptance computed with spot in 95 ms :[(AND p0 p3), (AND p0 p3), (AND p0 p3)]
Stuttering acceptance computed with spot in 111 ms :[(AND p0 p3), (AND p0 p3), (AND p0 p3)]
Product exploration explored 100000 steps with 2587 reset in 183 ms.
Product exploration explored 100000 steps with 2536 reset in 193 ms.
Support contains 40 out of 106 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 106/106 places, 120/120 transitions.
Performed 16 Post agglomeration using F-continuation condition.Transition count delta: 16
Deduced a syphon composed of 16 places in 0 ms
Ensure Unique test removed 1 places
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 0 with 33 rules applied. Total rules applied 33 place count 89 transition count 104
Applied a total of 33 rules in 4 ms. Remains 89 /106 variables (removed 17) and now considering 104/120 (removed 16) transitions.
// Phase 1: matrix 104 rows 89 cols
[2023-03-19 12:06:07] [INFO ] Computed 17 place invariants in 1 ms
[2023-03-19 12:06:07] [INFO ] Implicit Places using invariants in 39 ms returned []
[2023-03-19 12:06:07] [INFO ] Invariant cache hit.
[2023-03-19 12:06:07] [INFO ] Implicit Places using invariants and state equation in 45 ms returned []
Implicit Place search using SMT with State Equation took 84 ms to find 0 implicit places.
[2023-03-19 12:06:07] [INFO ] Redundant transitions in 0 ms returned []
[2023-03-19 12:06:07] [INFO ] Invariant cache hit.
[2023-03-19 12:06:07] [INFO ] Dead Transitions using invariants and state equation in 46 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 89/106 places, 104/120 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 139 ms. Remains : 89/106 places, 104/120 transitions.
Treatment of property UtilityControlRoom-COL-Z2T3N08-LTLFireability-12 finished in 3831 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((X(p0)||G(p1)))'
Support contains 16 out of 139 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 139/139 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 123 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 123 transition count 168
Applied a total of 32 rules in 2 ms. Remains 123 /139 variables (removed 16) and now considering 168/184 (removed 16) transitions.
// Phase 1: matrix 168 rows 123 cols
[2023-03-19 12:06:07] [INFO ] Computed 18 place invariants in 1 ms
[2023-03-19 12:06:07] [INFO ] Implicit Places using invariants in 41 ms returned []
[2023-03-19 12:06:07] [INFO ] Invariant cache hit.
[2023-03-19 12:06:07] [INFO ] Implicit Places using invariants and state equation in 70 ms returned []
Implicit Place search using SMT with State Equation took 112 ms to find 0 implicit places.
[2023-03-19 12:06:07] [INFO ] Invariant cache hit.
[2023-03-19 12:06:08] [INFO ] Dead Transitions using invariants and state equation in 64 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 123/139 places, 168/184 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 179 ms. Remains : 123/139 places, 168/184 transitions.
Stuttering acceptance computed with spot in 117 ms :[true, (NOT p0), (AND (NOT p0) (NOT p1)), (AND (NOT p1) (NOT p0)), (NOT p1)]
Running random walk in product with property : UtilityControlRoom-COL-Z2T3N08-LTLFireability-13 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=(NOT p0), acceptance={} source=1 dest: 0}], [{ cond=(NOT p1), acceptance={} source=2 dest: 1}, { cond=p1, acceptance={} source=2 dest: 3}], [{ cond=(AND (NOT p1) (NOT p0)), acceptance={} source=3 dest: 0}, { cond=(AND p1 (NOT p0)), acceptance={} source=3 dest: 4}], [{ cond=(NOT p1), acceptance={} source=4 dest: 0}, { cond=p1, acceptance={} source=4 dest: 4}]], initial=2, aps=[p0:(OR (GEQ s81 1) (GEQ s80 1) (GEQ s75 1) (GEQ s74 1) (GEQ s77 1) (GEQ s76 1) (GEQ s79 1) (GEQ s78 1)), p1:(OR (GEQ s84 1) (GEQ s83 1) (GEQ s86 1) (GEQ s...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Product exploration explored 100000 steps with 50000 reset in 176 ms.
Product exploration explored 100000 steps with 50000 reset in 180 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (NOT (AND p1 (NOT p0)))), (X (NOT (AND (NOT p1) (NOT p0)))), (X p0), true, (X (X (NOT p1)))]
False Knowledge obtained : []
Property proved to be true thanks to knowledge :(X (NOT (AND (NOT p1) (NOT p0))))
Knowledge based reduction with 6 factoid took 100 ms. Reduced automaton from 5 states, 8 edges and 2 AP (stutter sensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA UtilityControlRoom-COL-Z2T3N08-LTLFireability-13 TRUE TECHNIQUES KNOWLEDGE
Treatment of property UtilityControlRoom-COL-Z2T3N08-LTLFireability-13 finished in 776 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F((p0&&X(p1))))'
Support contains 27 out of 139 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 139/139 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 123 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 123 transition count 168
Applied a total of 32 rules in 5 ms. Remains 123 /139 variables (removed 16) and now considering 168/184 (removed 16) transitions.
[2023-03-19 12:06:08] [INFO ] Invariant cache hit.
[2023-03-19 12:06:08] [INFO ] Implicit Places using invariants in 35 ms returned []
[2023-03-19 12:06:08] [INFO ] Invariant cache hit.
[2023-03-19 12:06:08] [INFO ] Implicit Places using invariants and state equation in 67 ms returned []
Implicit Place search using SMT with State Equation took 129 ms to find 0 implicit places.
[2023-03-19 12:06:08] [INFO ] Invariant cache hit.
[2023-03-19 12:06:08] [INFO ] Dead Transitions using invariants and state equation in 62 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 123/139 places, 168/184 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 197 ms. Remains : 123/139 places, 168/184 transitions.
Stuttering acceptance computed with spot in 62 ms :[(OR (NOT p0) (NOT p1)), (NOT p1)]
Running random walk in product with property : UtilityControlRoom-COL-Z2T3N08-LTLFireability-14 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={0} source=0 dest: 0}, { cond=p0, acceptance={0} source=0 dest: 1}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={0} source=1 dest: 0}, { cond=(AND p0 (NOT p1)), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(OR (GEQ s84 1) (GEQ s83 1) (GEQ s86 1) (GEQ s85 1) (GEQ s89 1) (GEQ s87 1) (GEQ s90 1) (GEQ s88 1)), p1:(OR (AND (GEQ s0 1) (GEQ s25 1) (GEQ s82 1)) (...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, colored, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, weak, inherently-weak], stateDesc=[null, null][false, false]]
Product exploration explored 100000 steps with 2527 reset in 200 ms.
Product exploration explored 100000 steps with 2538 reset in 221 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (AND (NOT p0) (NOT p1))), (X (NOT (AND p0 (NOT p1)))), (X (NOT p0)), (X (X (NOT (AND p0 (NOT p1))))), (X (X (NOT p0)))]
False Knowledge obtained : [(X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1)))))]
Knowledge based reduction with 6 factoid took 217 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter sensitive) to 2 states, 4 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 62 ms :[(OR (NOT p0) (NOT p1)), (NOT p1)]
Finished random walk after 32 steps, including 0 resets, run visited all 3 properties in 2 ms. (steps per millisecond=16 )
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (AND (NOT p0) (NOT p1))), (X (NOT (AND p0 (NOT p1)))), (X (NOT p0)), (X (X (NOT (AND p0 (NOT p1))))), (X (X (NOT p0)))]
False Knowledge obtained : [(X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (F p0), (F (AND (NOT p1) p0)), (F (NOT (AND (NOT p1) (NOT p0))))]
Knowledge based reduction with 6 factoid took 236 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter sensitive) to 2 states, 4 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 55 ms :[(OR (NOT p0) (NOT p1)), (NOT p1)]
Stuttering acceptance computed with spot in 57 ms :[(OR (NOT p0) (NOT p1)), (NOT p1)]
[2023-03-19 12:06:09] [INFO ] Invariant cache hit.
[2023-03-19 12:06:10] [INFO ] [Real]Absence check using 18 positive place invariants in 4 ms returned sat
[2023-03-19 12:06:10] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-19 12:06:10] [INFO ] [Real]Absence check using state equation in 42 ms returned sat
[2023-03-19 12:06:10] [INFO ] Solution in real domain found non-integer solution.
[2023-03-19 12:06:10] [INFO ] [Nat]Absence check using 18 positive place invariants in 4 ms returned sat
[2023-03-19 12:06:10] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-19 12:06:10] [INFO ] [Nat]Absence check using state equation in 43 ms returned sat
[2023-03-19 12:06:10] [INFO ] Computed and/alt/rep : 160/248/160 causal constraints (skipped 0 transitions) in 9 ms.
[2023-03-19 12:06:10] [INFO ] Added : 70 causal constraints over 14 iterations in 148 ms. Result :sat
Could not prove EG (NOT p0)
[2023-03-19 12:06:10] [INFO ] Invariant cache hit.
[2023-03-19 12:06:10] [INFO ] [Real]Absence check using 18 positive place invariants in 6 ms returned sat
[2023-03-19 12:06:10] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-19 12:06:10] [INFO ] [Real]Absence check using state equation in 81 ms returned sat
[2023-03-19 12:06:10] [INFO ] Solution in real domain found non-integer solution.
[2023-03-19 12:06:10] [INFO ] [Nat]Absence check using 18 positive place invariants in 6 ms returned sat
[2023-03-19 12:06:10] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-19 12:06:10] [INFO ] [Nat]Absence check using state equation in 56 ms returned sat
[2023-03-19 12:06:10] [INFO ] Computed and/alt/rep : 160/248/160 causal constraints (skipped 0 transitions) in 10 ms.
[2023-03-19 12:06:10] [INFO ] Added : 88 causal constraints over 18 iterations in 192 ms. Result :sat
Could not prove EG (NOT p1)
Support contains 27 out of 123 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 123/123 places, 168/168 transitions.
Applied a total of 0 rules in 0 ms. Remains 123 /123 variables (removed 0) and now considering 168/168 (removed 0) transitions.
[2023-03-19 12:06:10] [INFO ] Invariant cache hit.
[2023-03-19 12:06:10] [INFO ] Implicit Places using invariants in 32 ms returned []
[2023-03-19 12:06:10] [INFO ] Invariant cache hit.
[2023-03-19 12:06:11] [INFO ] Implicit Places using invariants and state equation in 57 ms returned []
Implicit Place search using SMT with State Equation took 105 ms to find 0 implicit places.
[2023-03-19 12:06:11] [INFO ] Invariant cache hit.
[2023-03-19 12:06:11] [INFO ] Dead Transitions using invariants and state equation in 61 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 169 ms. Remains : 123/123 places, 168/168 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (NOT (AND (NOT p1) p0))), (X (AND (NOT p1) (NOT p0))), (X (NOT p0)), (X (X (NOT (AND (NOT p1) p0)))), (X (X (NOT p0)))]
False Knowledge obtained : [(X (X (AND (NOT p1) (NOT p0)))), (X (X (NOT (AND (NOT p1) (NOT p0)))))]
Knowledge based reduction with 6 factoid took 289 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter sensitive) to 2 states, 4 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 79 ms :[(OR (NOT p0) (NOT p1)), (NOT p1)]
Finished random walk after 33 steps, including 0 resets, run visited all 3 properties in 1 ms. (steps per millisecond=33 )
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (NOT (AND (NOT p1) p0))), (X (AND (NOT p1) (NOT p0))), (X (NOT p0)), (X (X (NOT (AND (NOT p1) p0)))), (X (X (NOT p0)))]
False Knowledge obtained : [(X (X (AND (NOT p1) (NOT p0)))), (X (X (NOT (AND (NOT p1) (NOT p0))))), (F p0), (F (AND (NOT p1) p0)), (F (NOT (AND (NOT p1) (NOT p0))))]
Knowledge based reduction with 6 factoid took 229 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter sensitive) to 2 states, 4 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 57 ms :[(OR (NOT p0) (NOT p1)), (NOT p1)]
Stuttering acceptance computed with spot in 56 ms :[(OR (NOT p0) (NOT p1)), (NOT p1)]
[2023-03-19 12:06:11] [INFO ] Invariant cache hit.
[2023-03-19 12:06:11] [INFO ] [Real]Absence check using 18 positive place invariants in 5 ms returned sat
[2023-03-19 12:06:11] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-19 12:06:11] [INFO ] [Real]Absence check using state equation in 42 ms returned sat
[2023-03-19 12:06:11] [INFO ] Solution in real domain found non-integer solution.
[2023-03-19 12:06:12] [INFO ] [Nat]Absence check using 18 positive place invariants in 5 ms returned sat
[2023-03-19 12:06:12] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-19 12:06:12] [INFO ] [Nat]Absence check using state equation in 43 ms returned sat
[2023-03-19 12:06:12] [INFO ] Computed and/alt/rep : 160/248/160 causal constraints (skipped 0 transitions) in 12 ms.
[2023-03-19 12:06:12] [INFO ] Added : 70 causal constraints over 14 iterations in 141 ms. Result :sat
Could not prove EG (NOT p0)
[2023-03-19 12:06:12] [INFO ] Invariant cache hit.
[2023-03-19 12:06:12] [INFO ] [Real]Absence check using 18 positive place invariants in 6 ms returned sat
[2023-03-19 12:06:12] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-19 12:06:12] [INFO ] [Real]Absence check using state equation in 58 ms returned sat
[2023-03-19 12:06:12] [INFO ] Solution in real domain found non-integer solution.
[2023-03-19 12:06:12] [INFO ] [Nat]Absence check using 18 positive place invariants in 6 ms returned sat
[2023-03-19 12:06:12] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-19 12:06:12] [INFO ] [Nat]Absence check using state equation in 54 ms returned sat
[2023-03-19 12:06:12] [INFO ] Computed and/alt/rep : 160/248/160 causal constraints (skipped 0 transitions) in 9 ms.
[2023-03-19 12:06:12] [INFO ] Added : 88 causal constraints over 18 iterations in 212 ms. Result :sat
Could not prove EG (NOT p1)
Stuttering acceptance computed with spot in 73 ms :[(OR (NOT p0) (NOT p1)), (NOT p1)]
Product exploration explored 100000 steps with 2514 reset in 208 ms.
Stack based approach found an accepted trace after 62498 steps with 1586 reset with depth 106 and stack size 106 in 133 ms.
FORMULA UtilityControlRoom-COL-Z2T3N08-LTLFireability-14 FALSE TECHNIQUES STACK_TEST
Treatment of property UtilityControlRoom-COL-Z2T3N08-LTLFireability-14 finished in 4598 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F((G(p1)||p0)))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((p0&&G(F(p1)))))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G((X(F(!p1))||p0)))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F((X(F(p0))||G((X((G(p2) U (p3&&G(p2))))||p1)))))'
Found a Shortening insensitive property : UtilityControlRoom-COL-Z2T3N08-LTLFireability-10
Stuttering acceptance computed with spot in 151 ms :[(OR (AND (NOT p0) (NOT p1) (NOT p2)) (AND (NOT p0) (NOT p1) (NOT p3))), (OR (AND (NOT p0) (NOT p1) (NOT p2)) (AND (NOT p0) (NOT p1) (NOT p3))), (OR (AND (NOT p0) (NOT p1) (NOT p2)) (AND (NOT p0) (NOT p1) (NOT p3))), (AND (NOT p0) (NOT p1) (NOT p2))]
Support contains 40 out of 139 places. Attempting structural reductions.
Starting structural reductions in LI_LTL mode, iteration 0 : 139/139 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 123 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 123 transition count 168
Performed 32 Post agglomeration using F-continuation condition.Transition count delta: 32
Deduced a syphon composed of 32 places in 0 ms
Reduce places removed 32 places and 0 transitions.
Iterating global reduction 0 with 64 rules applied. Total rules applied 96 place count 91 transition count 136
Applied a total of 96 rules in 5 ms. Remains 91 /139 variables (removed 48) and now considering 136/184 (removed 48) transitions.
// Phase 1: matrix 136 rows 91 cols
[2023-03-19 12:06:13] [INFO ] Computed 18 place invariants in 5 ms
[2023-03-19 12:06:13] [INFO ] Implicit Places using invariants in 56 ms returned [74]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 57 ms to find 1 implicit places.
Starting structural reductions in LI_LTL mode, iteration 1 : 90/139 places, 136/184 transitions.
Applied a total of 0 rules in 1 ms. Remains 90 /90 variables (removed 0) and now considering 136/136 (removed 0) transitions.
Finished structural reductions in LI_LTL mode , in 2 iterations and 64 ms. Remains : 90/139 places, 136/184 transitions.
Running random walk in product with property : UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}, { cond=(NOT p1), acceptance={} source=0 dest: 2}], [{ cond=(NOT p0), acceptance={1} source=1 dest: 1}, { cond=(AND (NOT p0) (NOT p1)), acceptance={0, 1} source=1 dest: 2}], [{ cond=(AND (NOT p0) (NOT p2)), acceptance={1} source=2 dest: 1}, { cond=(AND (NOT p0) p1 (NOT p3) p2), acceptance={1} source=2 dest: 2}, { cond=(OR (AND (NOT p0) (NOT p1) (NOT p3)) (AND (NOT p0) (NOT p1) (NOT p2))), acceptance={0, 1} source=2 dest: 2}, { cond=(AND (NOT p0) p1 p3 p2), acceptance={} source=2 dest: 3}, { cond=(AND (NOT p0) (NOT p1) p3 p2), acceptance={0} source=2 dest: 3}], [{ cond=(AND (NOT p0) (NOT p2)), acceptance={1} source=3 dest: 1}, { cond=(AND (NOT p0) (NOT p1) (NOT p2)), acceptance={0, 1} source=3 dest: 2}, { cond=(AND (NOT p0) p1 p2), acceptance={} source=3 dest: 3}, { cond=(AND (NOT p0) (NOT p1) p2), acceptance={0} source=3 dest: 3}]], initial=0, aps=[p1:(OR (GEQ s32 1) (GEQ s33 1) (GEQ s34 1) (GEQ s35 1) (GEQ s36 1) (GEQ s37 1) (GEQ s39 1) (GEQ s38 1) (GEQ s41 1) (GEQ s40 1) (GEQ s26 1) (GEQ s27 1) (GE...], nbAcceptance=2, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, cl-invariant], stateDesc=[null, null, null, null][false, false, false, false]]
Product exploration explored 100000 steps with 5541 reset in 352 ms.
Stack based approach found an accepted trace after 24850 steps with 1376 reset with depth 5 and stack size 5 in 92 ms.
Treatment of property UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 finished in 738 ms.
Length sensitive decision was in the wrong direction : Shortening insensitive + false
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F((G(!p0)||(F(!p2)&&G(F(!p3))&&p1))))'
[2023-03-19 12:06:14] [INFO ] Flatten gal took : 13 ms
[2023-03-19 12:06:14] [INFO ] Export to MCC of 5 properties in file /home/mcc/execution/LTLFireability.sr.xml took 4 ms.
[2023-03-19 12:06:14] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 139 places, 184 transitions and 528 arcs took 1 ms.
Total runtime 31239 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT UtilityControlRoom-COL-Z2T3N08
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/376
LTLFireability

FORMULA UtilityControlRoom-COL-Z2T3N08-LTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T3N08-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T3N08-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679227970829

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination LTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/376/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/376/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/376/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-COL-Z2T3N08-LTLFireability-01
lola: time limit : 600 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-LTLFireability-01
lola: result : true
lola: markings : 8703
lola: fired transitions : 20432
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 6 (type EXCL) for 3 UtilityControlRoom-COL-Z2T3N08-LTLFireability-03
lola: time limit : 720 sec
lola: memory limit: 32 pages
lola: FINISHED task # 6 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-LTLFireability-03
lola: result : true
lola: markings : 9
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 8 (type EXCL) for 3 UtilityControlRoom-COL-Z2T3N08-LTLFireability-03
lola: time limit : 900 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 LTL EXCL 5/900 8/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-03 1183777 m, 236755 m/sec, 2800953 t fired, .

Time elapsed: 5 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 LTL EXCL 10/900 15/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-03 2217151 m, 206674 m/sec, 5641356 t fired, .

Time elapsed: 10 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 LTL EXCL 15/900 21/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-03 3188591 m, 194288 m/sec, 8480390 t fired, .

Time elapsed: 15 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 LTL EXCL 20/900 27/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-03 4118883 m, 186058 m/sec, 11305604 t fired, .

Time elapsed: 20 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 5
lola: CANCELED task # 8 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-LTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
lola: LAUNCH task # 14 (type EXCL) for 13 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10
lola: time limit : 1191 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 5/1191 1/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 85504 m, 17100 m/sec, 1853023 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 10/1191 2/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 166509 m, 16201 m/sec, 3903828 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 15/1191 2/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 249081 m, 16514 m/sec, 5869420 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 20/1191 3/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 326883 m, 15560 m/sec, 8025994 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 25/1191 3/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 402525 m, 15128 m/sec, 10263266 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 30/1191 4/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 484614 m, 16417 m/sec, 12252265 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 35/1191 4/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 565971 m, 16271 m/sec, 14241342 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 40/1191 5/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 643335 m, 15472 m/sec, 16425777 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 45/1191 5/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 721292 m, 15591 m/sec, 18552581 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 50/1191 6/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 794227 m, 14587 m/sec, 20854874 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 55/1191 6/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 865827 m, 14320 m/sec, 22854961 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 60/1191 6/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 935202 m, 13875 m/sec, 24710948 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 65/1191 7/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 1001173 m, 13194 m/sec, 26740363 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 70/1191 7/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 1067559 m, 13277 m/sec, 28744241 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 75/1191 8/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 1131677 m, 12823 m/sec, 30856717 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 80/1191 8/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 1193249 m, 12314 m/sec, 33040528 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 85/1191 9/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 1258259 m, 13002 m/sec, 35121253 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 90/1191 9/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 1325997 m, 13547 m/sec, 37069531 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 95/1191 9/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 1391836 m, 13167 m/sec, 39072302 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 100/1191 10/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 1462978 m, 14228 m/sec, 40867104 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 105/1191 10/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 1531100 m, 13624 m/sec, 42773615 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 110/1191 11/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 1597504 m, 13280 m/sec, 44735774 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 115/1191 11/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 1665695 m, 13638 m/sec, 46663831 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 120/1191 12/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 1731410 m, 13143 m/sec, 48738868 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 125/1191 12/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 1794924 m, 12702 m/sec, 50883370 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 130/1191 12/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 1862550 m, 13525 m/sec, 52852365 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 135/1191 13/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 1931289 m, 13747 m/sec, 54737783 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 140/1191 13/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 1997418 m, 13225 m/sec, 56718735 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 145/1191 14/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 2062465 m, 13009 m/sec, 58751907 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 150/1191 14/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 2126461 m, 12799 m/sec, 60781955 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 155/1191 14/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 2188106 m, 12329 m/sec, 62898519 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 160/1191 15/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 2251126 m, 12604 m/sec, 65024456 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 165/1191 15/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 2316532 m, 13081 m/sec, 67037141 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 170/1191 16/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 2380738 m, 12841 m/sec, 69120564 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 175/1191 16/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 2442295 m, 12311 m/sec, 71328549 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 180/1191 16/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 2505410 m, 12623 m/sec, 73484986 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 185/1191 17/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 2565353 m, 11988 m/sec, 75740892 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 190/1191 17/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 2623843 m, 11698 m/sec, 78054466 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 195/1191 18/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 2686134 m, 12458 m/sec, 80249068 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 200/1191 18/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 2751760 m, 13125 m/sec, 82296376 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 205/1191 18/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 2814320 m, 12512 m/sec, 84452932 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 210/1191 19/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 2884315 m, 13999 m/sec, 86280265 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 215/1191 19/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 2952483 m, 13633 m/sec, 88178155 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 220/1191 20/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 3018680 m, 13239 m/sec, 90160807 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 225/1191 20/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 3086785 m, 13621 m/sec, 92087512 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 230/1191 21/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 3152145 m, 13072 m/sec, 94162243 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 235/1191 21/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 3215624 m, 12695 m/sec, 96302722 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 240/1191 21/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 3282987 m, 13472 m/sec, 98285988 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 245/1191 22/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 3355443 m, 14491 m/sec, 100047305 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 250/1191 22/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 3425325 m, 13976 m/sec, 101899409 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 255/1191 23/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 3495207 m, 13976 m/sec, 103755431 t fired, .

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 260/1191 23/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 3562890 m, 13536 m/sec, 105708522 t fired, .

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 265/1191 24/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 3627460 m, 12914 m/sec, 107784129 t fired, .

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 270/1191 24/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 3696338 m, 13775 m/sec, 109693363 t fired, .

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 275/1191 24/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 3764728 m, 13678 m/sec, 111617547 t fired, .

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 280/1191 25/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 3830860 m, 13226 m/sec, 113613359 t fired, .

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 285/1191 25/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 3897591 m, 13346 m/sec, 115594167 t fired, .

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 290/1191 26/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 3961402 m, 12762 m/sec, 117710866 t fired, .

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 295/1191 26/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 4022599 m, 12239 m/sec, 119914517 t fired, .

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 300/1191 27/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 4087762 m, 13032 m/sec, 121974284 t fired, .

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 305/1191 27/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 4156241 m, 13695 m/sec, 123898188 t fired, .

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 310/1191 27/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 4222553 m, 13262 m/sec, 125917216 t fired, .

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 315/1191 28/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 4293736 m, 14236 m/sec, 127721128 t fired, .

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 320/1191 28/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 4360777 m, 13408 m/sec, 129699923 t fired, .

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 325/1191 29/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 4428823 m, 13609 m/sec, 131628091 t fired, .

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 330/1191 29/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 4493057 m, 12846 m/sec, 133740176 t fired, .

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 335/1191 30/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 4558385 m, 13065 m/sec, 135788545 t fired, .

Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 340/1191 30/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 4625927 m, 13508 m/sec, 137730307 t fired, .

Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 345/1191 30/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 4690228 m, 12860 m/sec, 139846693 t fired, .

Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 350/1191 31/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 4754186 m, 12791 m/sec, 141938805 t fired, .

Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 355/1191 31/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 4816382 m, 12439 m/sec, 144087246 t fired, .

Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 360/1191 32/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 4880219 m, 12767 m/sec, 146497389 t fired, .

Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 365/1191 32/32 UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 4953766 m, 14709 m/sec, 148818990 t fired, .

Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
lola: CANCELED task # 14 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-LTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
lola: LAUNCH task # 11 (type EXCL) for 10 UtilityControlRoom-COL-Z2T3N08-LTLFireability-07
lola: time limit : 1602 sec
lola: memory limit: 32 pages
lola: FINISHED task # 11 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-LTLFireability-07
lola: result : false
lola: markings : 80181
lola: fired transitions : 117569
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 UtilityControlRoom-COL-Z2T3N08-LTLFireability-12
lola: time limit : 3205 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-LTLFireability-12
lola: result : false
lola: markings : 65
lola: fired transitions : 71
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 5

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-LTLFireability-01: LTL true LTL model checker
UtilityControlRoom-COL-Z2T3N08-LTLFireability-03: CONJ unknown CONJ
UtilityControlRoom-COL-Z2T3N08-LTLFireability-07: LTL false LTL model checker
UtilityControlRoom-COL-Z2T3N08-LTLFireability-10: LTL unknown AGGR
UtilityControlRoom-COL-Z2T3N08-LTLFireability-12: LTL false LTL model checker

Time elapsed: 395 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-COL-Z2T3N08"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is UtilityControlRoom-COL-Z2T3N08, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r487-tall-167912703800972"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-COL-Z2T3N08.tgz
mv UtilityControlRoom-COL-Z2T3N08 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;