Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r487-tall-167912703800970.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is UtilityControlRoom-COL-Z2T3N08, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r487-tall-167912703800970
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 536K
-rw-r--r-- 1 mcc users 8.1K Feb 26 14:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K Feb 26 14:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Feb 26 14:40 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 26 14:40 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.4K Feb 25 17:24 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 17:24 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Feb 25 17:24 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 17:24 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Feb 26 14:47 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 156K Feb 26 14:47 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 14:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 90K Feb 26 14:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 17:24 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 17:24 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 29K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-00
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-01
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-02
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-03
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-04
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-05
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-06
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-07
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-08
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-09
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-10
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-11
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-12
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-13
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-14
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679227235992

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-COL-Z2T3N08
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 12:00:37] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 12:00:37] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 12:00:37] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-19 12:00:37] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-19 12:00:37] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 608 ms
[2023-03-19 12:00:38] [INFO ] Imported 13 HL places and 12 HL transitions for a total of 140 PT places and 216.0 transition bindings in 13 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 12 ms.
[2023-03-19 12:00:38] [INFO ] Built PT skeleton of HLPN with 13 places and 12 transitions 37 arcs in 3 ms.
[2023-03-19 12:00:38] [INFO ] Skeletonized 16 HLPN properties in 2 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Remains 12 properties that can be checked using skeleton over-approximation.
Ensure Unique test removed 1 transitions
Reduce redundant transitions removed 1 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Finished random walk after 610 steps, including 0 resets, run visited all 18 properties in 28 ms. (steps per millisecond=21 )
[2023-03-19 12:00:38] [INFO ] Flatten gal took : 15 ms
[2023-03-19 12:00:38] [INFO ] Flatten gal took : 3 ms
Transition timeout forces synchronizations/join behavior on parameter c of sort Cli
Domain [Cli(8), Z(2), Z(2)] of place MovetoZ breaks symmetries in sort Z
[2023-03-19 12:00:38] [INFO ] Unfolded HLPN to a Petri net with 140 places and 216 transitions 680 arcs in 17 ms.
[2023-03-19 12:00:38] [INFO ] Unfolded 16 HLPN properties in 1 ms.
[2023-03-19 12:00:38] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 12:00:38] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 12:00:38] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 12:00:38] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 12:00:38] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 12:00:38] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 12:00:38] [INFO ] Reduced 8 identical enabling conditions.
Ensure Unique test removed 32 transitions
Reduce redundant transitions removed 32 transitions.
Support contains 140 out of 140 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Applied a total of 0 rules in 6 ms. Remains 140 /140 variables (removed 0) and now considering 184/184 (removed 0) transitions.
// Phase 1: matrix 184 rows 140 cols
[2023-03-19 12:00:38] [INFO ] Computed 19 place invariants in 18 ms
[2023-03-19 12:00:38] [INFO ] Implicit Places using invariants in 159 ms returned []
[2023-03-19 12:00:38] [INFO ] Invariant cache hit.
[2023-03-19 12:00:38] [INFO ] Implicit Places using invariants and state equation in 86 ms returned []
Implicit Place search using SMT with State Equation took 268 ms to find 0 implicit places.
[2023-03-19 12:00:38] [INFO ] Invariant cache hit.
[2023-03-19 12:00:38] [INFO ] Dead Transitions using invariants and state equation in 172 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 447 ms. Remains : 140/140 places, 184/184 transitions.
Support contains 140 out of 140 places after structural reductions.
[2023-03-19 12:00:38] [INFO ] Flatten gal took : 22 ms
[2023-03-19 12:00:38] [INFO ] Flatten gal took : 30 ms
[2023-03-19 12:00:39] [INFO ] Input system was already deterministic with 184 transitions.
Finished random walk after 470 steps, including 0 resets, run visited all 29 properties in 35 ms. (steps per millisecond=13 )
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 16 ms
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 20 ms
[2023-03-19 12:00:39] [INFO ] Input system was already deterministic with 184 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Applied a total of 32 rules in 9 ms. Remains 124 /140 variables (removed 16) and now considering 168/184 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 124/140 places, 168/184 transitions.
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 9 ms
[2023-03-19 12:00:39] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Applied a total of 0 rules in 2 ms. Remains 140 /140 variables (removed 0) and now considering 184/184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 140/140 places, 184/184 transitions.
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:00:39] [INFO ] Input system was already deterministic with 184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Applied a total of 0 rules in 2 ms. Remains 140 /140 variables (removed 0) and now considering 184/184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 140/140 places, 184/184 transitions.
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:00:39] [INFO ] Input system was already deterministic with 184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Applied a total of 32 rules in 5 ms. Remains 124 /140 variables (removed 16) and now considering 168/184 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 124/140 places, 168/184 transitions.
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:00:39] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Applied a total of 32 rules in 6 ms. Remains 124 /140 variables (removed 16) and now considering 168/184 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 124/140 places, 168/184 transitions.
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 11 ms
[2023-03-19 12:00:39] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Applied a total of 0 rules in 2 ms. Remains 140 /140 variables (removed 0) and now considering 184/184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 140/140 places, 184/184 transitions.
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:00:39] [INFO ] Input system was already deterministic with 184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Applied a total of 32 rules in 6 ms. Remains 124 /140 variables (removed 16) and now considering 168/184 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 124/140 places, 168/184 transitions.
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:00:39] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Applied a total of 32 rules in 5 ms. Remains 124 /140 variables (removed 16) and now considering 168/184 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 124/140 places, 168/184 transitions.
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:00:39] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Applied a total of 32 rules in 3 ms. Remains 124 /140 variables (removed 16) and now considering 168/184 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 124/140 places, 168/184 transitions.
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:00:39] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Applied a total of 32 rules in 4 ms. Remains 124 /140 variables (removed 16) and now considering 168/184 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 124/140 places, 168/184 transitions.
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 5 ms
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:00:39] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Applied a total of 0 rules in 1 ms. Remains 140 /140 variables (removed 0) and now considering 184/184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 140/140 places, 184/184 transitions.
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 5 ms
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:00:39] [INFO ] Input system was already deterministic with 184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Applied a total of 32 rules in 3 ms. Remains 124 /140 variables (removed 16) and now considering 168/184 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 124/140 places, 168/184 transitions.
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 5 ms
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:00:39] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Applied a total of 0 rules in 1 ms. Remains 140 /140 variables (removed 0) and now considering 184/184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 140/140 places, 184/184 transitions.
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:00:39] [INFO ] Input system was already deterministic with 184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Applied a total of 0 rules in 1 ms. Remains 140 /140 variables (removed 0) and now considering 184/184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 140/140 places, 184/184 transitions.
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:00:39] [INFO ] Input system was already deterministic with 184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Applied a total of 32 rules in 3 ms. Remains 124 /140 variables (removed 16) and now considering 168/184 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 124/140 places, 168/184 transitions.
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 4 ms
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 5 ms
[2023-03-19 12:00:39] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Applied a total of 0 rules in 1 ms. Remains 140 /140 variables (removed 0) and now considering 184/184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 140/140 places, 184/184 transitions.
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:00:39] [INFO ] Input system was already deterministic with 184 transitions.
[2023-03-19 12:00:39] [INFO ] Flatten gal took : 16 ms
[2023-03-19 12:00:40] [INFO ] Flatten gal took : 16 ms
[2023-03-19 12:00:40] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 16 ms.
[2023-03-19 12:00:40] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 140 places, 184 transitions and 552 arcs took 1 ms.
Total runtime 2852 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT UtilityControlRoom-COL-Z2T3N08
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA UtilityControlRoom-COL-Z2T3N08-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T3N08-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T3N08-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T3N08-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T3N08-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T3N08-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T3N08-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T3N08-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T3N08-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T3N08-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679227507619

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:463
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 9 (type EXCL) for 6 UtilityControlRoom-COL-Z2T3N08-CTLFireability-02
lola: time limit : 102 sec
lola: memory limit: 32 pages
lola: FINISHED task # 9 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-02
lola: result : false
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 25 (type EXCL) for 20 UtilityControlRoom-COL-Z2T3N08-CTLFireability-04
lola: time limit : 109 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 72 (type FNDP) for 6 UtilityControlRoom-COL-Z2T3N08-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 73 (type EQUN) for 6 UtilityControlRoom-COL-Z2T3N08-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 75 (type SRCH) for 6 UtilityControlRoom-COL-Z2T3N08-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 72 (type FNDP) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-02
lola: result : true
lola: fired transitions : 8
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 73 (type EQUN) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-02 (obsolete)
lola: CANCELED task # 75 (type SRCH) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-02 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 78 (type FNDP) for 53 UtilityControlRoom-COL-Z2T3N08-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 79 (type EQUN) for 53 UtilityControlRoom-COL-Z2T3N08-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 81 (type SRCH) for 53 UtilityControlRoom-COL-Z2T3N08-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 81 (type SRCH) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-11
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 78 (type FNDP) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-11
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 79 (type EQUN) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-11 (obsolete)
lola: FINISHED task # 79 (type EQUN) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-11
lola: result : unknown
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 5 0 0 3
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/189 6/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-04 1118905 m, 223781 m/sec, 3510948 t fired, .

Time elapsed: 7 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
sara: try reading problem file /home/mcc/execution/374/CTLFireability-73.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 5 0 0 3
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/189 12/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-04 2151322 m, 206483 m/sec, 6830858 t fired, .

Time elapsed: 12 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 5 0 0 3
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/189 17/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-04 3142739 m, 198283 m/sec, 10099142 t fired, .

Time elapsed: 17 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 5 0 0 3
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/189 22/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-04 4101626 m, 191777 m/sec, 13317969 t fired, .

Time elapsed: 22 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 5 0 0 3
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/189 27/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-04 5032276 m, 186130 m/sec, 16494205 t fired, .

Time elapsed: 27 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 5 0 0 3
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/189 31/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-04 5939846 m, 181514 m/sec, 19636015 t fired, .

Time elapsed: 32 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 5 0 0 3
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 37 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 70 (type EXCL) for 69 UtilityControlRoom-COL-Z2T3N08-CTLFireability-15
lola: time limit : 197 sec
lola: memory limit: 32 pages
lola: FINISHED task # 70 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-15
lola: result : false
lola: markings : 104
lola: fired transitions : 127
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 67 (type EXCL) for 66 UtilityControlRoom-COL-Z2T3N08-CTLFireability-14
lola: time limit : 209 sec
lola: memory limit: 32 pages
lola: FINISHED task # 67 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-14
lola: result : true
lola: markings : 96
lola: fired transitions : 113
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 64 (type EXCL) for 63 UtilityControlRoom-COL-Z2T3N08-CTLFireability-13
lola: time limit : 222 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 5 0 0 3
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 5/222 7/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-13 1306160 m, 261232 m/sec, 3633425 t fired, .

Time elapsed: 42 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 5 0 0 3
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 10/222 12/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-13 2336958 m, 206159 m/sec, 6835520 t fired, .

Time elapsed: 47 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 5 0 0 3
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 15/222 16/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-13 3289509 m, 190510 m/sec, 9932342 t fired, .

Time elapsed: 52 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 5 0 0 3
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 20/222 20/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-13 4186177 m, 179333 m/sec, 12939834 t fired, .

Time elapsed: 57 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 5 0 0 3
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 25/222 25/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-13 5045975 m, 171959 m/sec, 15896135 t fired, .

Time elapsed: 62 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 5 0 0 3
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 30/222 28/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-13 5873499 m, 165504 m/sec, 18798714 t fired, .

Time elapsed: 67 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 5 0 0 3
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 35/222 32/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-13 6678935 m, 161087 m/sec, 21666600 t fired, .

Time elapsed: 72 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 64 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 5 0 0 3
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 77 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 61 (type EXCL) for 60 UtilityControlRoom-COL-Z2T3N08-CTLFireability-12
lola: time limit : 234 sec
lola: memory limit: 32 pages
lola: FINISHED task # 61 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-12
lola: result : true
lola: markings : 1595
lola: fired transitions : 1819
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 56 (type EXCL) for 53 UtilityControlRoom-COL-Z2T3N08-CTLFireability-11
lola: time limit : 251 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 5 0 0 3
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 1 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 5/251 6/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-11 1090392 m, 218078 m/sec, 3550709 t fired, .

Time elapsed: 82 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 5 0 0 3
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 1 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 10/251 10/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-11 1987417 m, 179405 m/sec, 6978112 t fired, .

Time elapsed: 87 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16

lola: FINISHED task # 73 (type EQUN) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-02
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 1 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 15/251 15/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-11 2983167 m, 199150 m/sec, 10438017 t fired, .

Time elapsed: 92 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 1 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 20/251 19/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-11 3852988 m, 173964 m/sec, 13870630 t fired, .

Time elapsed: 97 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 1 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 25/251 24/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-11 4730638 m, 175530 m/sec, 17301419 t fired, .

Time elapsed: 102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 1 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 30/251 28/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-11 5512175 m, 156307 m/sec, 20668485 t fired, .

Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 1 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 35/251 32/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-11 6370470 m, 171659 m/sec, 24093774 t fired, .

Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 56 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 51 (type EXCL) for 50 UtilityControlRoom-COL-Z2T3N08-CTLFireability-10
lola: time limit : 267 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 5/267 7/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-10 1471810 m, 294362 m/sec, 3148346 t fired, .

Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 51 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-10
lola: result : false
lola: markings : 2219231
lola: fired transitions : 5022439
lola: time used : 8.000000
lola: memory pages used : 11
lola: LAUNCH task # 48 (type EXCL) for 47 UtilityControlRoom-COL-Z2T3N08-CTLFireability-09
lola: time limit : 289 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 2/289 2/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-09 342338 m, 68467 m/sec, 1048697 t fired, .

Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 7/289 8/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-09 1425175 m, 216567 m/sec, 4589283 t fired, .

Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 12/289 13/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-09 2427911 m, 200547 m/sec, 7981778 t fired, .

Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 17/289 18/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-09 3381097 m, 190637 m/sec, 11298745 t fired, .

Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 22/289 23/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-09 4300169 m, 183814 m/sec, 14558959 t fired, .

Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 27/289 27/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-09 5189599 m, 177886 m/sec, 17766541 t fired, .

Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 32/289 32/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-09 6025920 m, 167264 m/sec, 20816562 t fired, .

Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 48 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 44 UtilityControlRoom-COL-Z2T3N08-CTLFireability-08
lola: time limit : 312 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-08
lola: result : false
lola: markings : 778
lola: fired transitions : 843
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 UtilityControlRoom-COL-Z2T3N08-CTLFireability-07
lola: time limit : 343 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-07
lola: result : true
lola: markings : 175
lola: fired transitions : 182
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 30 UtilityControlRoom-COL-Z2T3N08-CTLFireability-06
lola: time limit : 382 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-06
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 UtilityControlRoom-COL-Z2T3N08-CTLFireability-05
lola: time limit : 491 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/491 5/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-05 949200 m, 189840 m/sec, 2803217 t fired, .

Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/491 9/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-05 1724583 m, 155076 m/sec, 5374428 t fired, .

Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/491 12/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-05 2429859 m, 141055 m/sec, 7817394 t fired, .

Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/491 15/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-05 3103858 m, 134799 m/sec, 10229522 t fired, .

Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/491 18/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-05 3755158 m, 130260 m/sec, 12622448 t fired, .

Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/491 21/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-05 4390534 m, 127075 m/sec, 14995996 t fired, .

Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 35/491 24/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-05 5012226 m, 124338 m/sec, 17351465 t fired, .

Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 40/491 27/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-05 5621035 m, 121761 m/sec, 19687468 t fired, .

Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 45/491 30/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-05 6217639 m, 119320 m/sec, 22008003 t fired, .

Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 23 (type EXCL) for 20 UtilityControlRoom-COL-Z2T3N08-CTLFireability-04
lola: time limit : 564 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-04
lola: result : true
lola: markings : 52
lola: fired transitions : 79
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 17 UtilityControlRoom-COL-Z2T3N08-CTLFireability-03
lola: time limit : 677 sec
lola: memory limit: 32 pages
lola: FINISHED task # 18 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-03
lola: result : true
lola: markings : 430651
lola: fired transitions : 760165
lola: time used : 1.000000
lola: memory pages used : 3
lola: LAUNCH task # 13 (type EXCL) for 6 UtilityControlRoom-COL-Z2T3N08-CTLFireability-02
lola: time limit : 846 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 0 1 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 4/846 4/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-02 793941 m, 158788 m/sec, 2942732 t fired, .

Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 13 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-02
lola: result : false
lola: markings : 1253615
lola: fired transitions : 4883027
lola: time used : 6.000000
lola: memory pages used : 6
lola: LAUNCH task # 4 (type EXCL) for 3 UtilityControlRoom-COL-Z2T3N08-CTLFireability-01
lola: time limit : 1127 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 3/1127 4/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-01 760576 m, 152115 m/sec, 2009221 t fired, .

Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 4 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-01
lola: result : false
lola: markings : 1347317
lola: fired transitions : 3742581
lola: time used : 6.000000
lola: memory pages used : 7
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-COL-Z2T3N08-CTLFireability-00
lola: time limit : 1687 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-00
lola: result : true
lola: markings : 1367
lola: fired transitions : 1600
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 30 UtilityControlRoom-COL-Z2T3N08-CTLFireability-06
lola: time limit : 3375 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 0 1 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 AGEF EXCL 2/3375 4/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-06 847066 m, 169413 m/sec, 1705349 t fired, .

Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 0 1 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 AGEF EXCL 7/3375 9/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-06 2182541 m, 267095 m/sec, 4977188 t fired, .

Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 0 1 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 AGEF EXCL 12/3375 13/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-06 3343754 m, 232242 m/sec, 8111706 t fired, .

Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 0 1 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 AGEF EXCL 17/3375 18/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-06 4417346 m, 214718 m/sec, 11179884 t fired, .

Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 0 1 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 AGEF EXCL 22/3375 21/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-06 5437490 m, 204028 m/sec, 14208097 t fired, .

Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 0 1 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 AGEF EXCL 27/3375 25/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-06 6413537 m, 195209 m/sec, 17204688 t fired, .

Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 0 1 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 AGEF EXCL 32/3375 29/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-06 7357415 m, 188775 m/sec, 20177170 t fired, .

Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 0 1 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 AGEF EXCL 37/3375 32/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-06 8273969 m, 183310 m/sec, 23129485 t fired, .

Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 39 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 0 0 0 4 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ unknown CONJ
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL unknown AGGR
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ unknown DISJ
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL unknown AGGR
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ unknown DISJ
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL unknown AGGR
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker


Time elapsed: 267 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-COL-Z2T3N08"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is UtilityControlRoom-COL-Z2T3N08, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r487-tall-167912703800970"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-COL-Z2T3N08.tgz
mv UtilityControlRoom-COL-Z2T3N08 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;