fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r487-tall-167912703700897
Last Updated
May 14, 2023

About the Execution of LoLa+red for TwoPhaseLocking-PT-nC02000vD

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
1788.539 39385.00 37785.00 544.30 ?TTFFTFTTF?T?TTT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r487-tall-167912703700897.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is TwoPhaseLocking-PT-nC02000vD, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r487-tall-167912703700897
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 464K
-rw-r--r-- 1 mcc users 6.6K Feb 25 17:25 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66K Feb 25 17:25 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.9K Feb 25 17:24 CTLFireability.txt
-rw-r--r-- 1 mcc users 67K Feb 25 17:24 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 17:23 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 17:23 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 17:23 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:23 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 25 17:26 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 129K Feb 25 17:26 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Feb 25 17:26 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 67K Feb 25 17:26 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 17:23 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Feb 25 17:23 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 10 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 4.6K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME TwoPhaseLocking-PT-nC02000vD-CTLCardinality-00
FORMULA_NAME TwoPhaseLocking-PT-nC02000vD-CTLCardinality-01
FORMULA_NAME TwoPhaseLocking-PT-nC02000vD-CTLCardinality-02
FORMULA_NAME TwoPhaseLocking-PT-nC02000vD-CTLCardinality-03
FORMULA_NAME TwoPhaseLocking-PT-nC02000vD-CTLCardinality-04
FORMULA_NAME TwoPhaseLocking-PT-nC02000vD-CTLCardinality-05
FORMULA_NAME TwoPhaseLocking-PT-nC02000vD-CTLCardinality-06
FORMULA_NAME TwoPhaseLocking-PT-nC02000vD-CTLCardinality-07
FORMULA_NAME TwoPhaseLocking-PT-nC02000vD-CTLCardinality-08
FORMULA_NAME TwoPhaseLocking-PT-nC02000vD-CTLCardinality-09
FORMULA_NAME TwoPhaseLocking-PT-nC02000vD-CTLCardinality-10
FORMULA_NAME TwoPhaseLocking-PT-nC02000vD-CTLCardinality-11
FORMULA_NAME TwoPhaseLocking-PT-nC02000vD-CTLCardinality-12
FORMULA_NAME TwoPhaseLocking-PT-nC02000vD-CTLCardinality-13
FORMULA_NAME TwoPhaseLocking-PT-nC02000vD-CTLCardinality-14
FORMULA_NAME TwoPhaseLocking-PT-nC02000vD-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1679224948036

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=TwoPhaseLocking-PT-nC02000vD
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 11:22:29] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-19 11:22:29] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 11:22:29] [INFO ] Load time of PNML (sax parser for PT used): 16 ms
[2023-03-19 11:22:29] [INFO ] Transformed 8 places.
[2023-03-19 11:22:29] [INFO ] Transformed 6 transitions.
[2023-03-19 11:22:29] [INFO ] Parsed PT model containing 8 places and 6 transitions and 18 arcs in 72 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 11 ms.
Support contains 8 out of 8 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 8/8 places, 6/6 transitions.
Applied a total of 0 rules in 7 ms. Remains 8 /8 variables (removed 0) and now considering 6/6 (removed 0) transitions.
// Phase 1: matrix 6 rows 8 cols
[2023-03-19 11:22:29] [INFO ] Computed 3 place invariants in 4 ms
[2023-03-19 11:22:29] [INFO ] Implicit Places using invariants in 121 ms returned []
[2023-03-19 11:22:29] [INFO ] Invariant cache hit.
[2023-03-19 11:22:29] [INFO ] Implicit Places using invariants and state equation in 34 ms returned []
Implicit Place search using SMT with State Equation took 178 ms to find 0 implicit places.
[2023-03-19 11:22:29] [INFO ] Invariant cache hit.
[2023-03-19 11:22:29] [INFO ] Dead Transitions using invariants and state equation in 27 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 215 ms. Remains : 8/8 places, 6/6 transitions.
Support contains 8 out of 8 places after structural reductions.
[2023-03-19 11:22:30] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-19 11:22:30] [INFO ] Flatten gal took : 13 ms
FORMULA TwoPhaseLocking-PT-nC02000vD-CTLCardinality-01 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 11:22:30] [INFO ] Flatten gal took : 4 ms
[2023-03-19 11:22:30] [INFO ] Input system was already deterministic with 6 transitions.
Incomplete random walk after 10012 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=435 ) properties (out of 69) seen :33
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 58 ms. (steps per millisecond=17 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 36) seen :5
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=27 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 31) seen :0
Running SMT prover for 31 properties.
[2023-03-19 11:22:30] [INFO ] Invariant cache hit.
[2023-03-19 11:22:30] [INFO ] [Real]Absence check using 3 positive place invariants in 1 ms returned sat
[2023-03-19 11:22:30] [INFO ] After 7ms SMT Verify possible using state equation in real domain returned unsat :20 sat :4 real:7
[2023-03-19 11:22:30] [INFO ] After 17ms SMT Verify possible using trap constraints in real domain returned unsat :20 sat :4 real:7
Attempting to minimize the solution found.
Minimization took 9 ms.
[2023-03-19 11:22:30] [INFO ] After 110ms SMT Verify possible using all constraints in real domain returned unsat :20 sat :3 real:8
[2023-03-19 11:22:30] [INFO ] [Nat]Absence check using 3 positive place invariants in 1 ms returned sat
[2023-03-19 11:22:30] [INFO ] After 9ms SMT Verify possible using state equation in natural domain returned unsat :26 sat :5
[2023-03-19 11:22:30] [INFO ] After 21ms SMT Verify possible using trap constraints in natural domain returned unsat :26 sat :5
Attempting to minimize the solution found.
Minimization took 7 ms.
[2023-03-19 11:22:30] [INFO ] After 79ms SMT Verify possible using all constraints in natural domain returned unsat :26 sat :5
Fused 31 Parikh solutions to 5 different solutions.
Finished Parikh walk after 3466 steps, including 0 resets, run visited all 1 properties in 7 ms. (steps per millisecond=495 )
Parikh walk visited 5 properties in 201 ms.
Successfully simplified 26 atomic propositions for a total of 15 simplifications.
FORMULA TwoPhaseLocking-PT-nC02000vD-CTLCardinality-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 11:22:31] [INFO ] Initial state reduction rules for CTL removed 2 formulas.
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 3 ms
FORMULA TwoPhaseLocking-PT-nC02000vD-CTLCardinality-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA TwoPhaseLocking-PT-nC02000vD-CTLCardinality-03 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 1 ms
[2023-03-19 11:22:31] [INFO ] Input system was already deterministic with 6 transitions.
FORMULA TwoPhaseLocking-PT-nC02000vD-CTLCardinality-07 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 8/8 places, 6/6 transitions.
Applied a total of 0 rules in 2 ms. Remains 8 /8 variables (removed 0) and now considering 6/6 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 8/8 places, 6/6 transitions.
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 1 ms
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 1 ms
[2023-03-19 11:22:31] [INFO ] Input system was already deterministic with 6 transitions.
Starting structural reductions in LTL mode, iteration 0 : 8/8 places, 6/6 transitions.
Applied a total of 0 rules in 1 ms. Remains 8 /8 variables (removed 0) and now considering 6/6 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 8/8 places, 6/6 transitions.
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 1 ms
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 0 ms
[2023-03-19 11:22:31] [INFO ] Input system was already deterministic with 6 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 8/8 places, 6/6 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 7 transition count 5
Applied a total of 2 rules in 4 ms. Remains 7 /8 variables (removed 1) and now considering 5/6 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4 ms. Remains : 7/8 places, 5/6 transitions.
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 1 ms
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 1 ms
[2023-03-19 11:22:31] [INFO ] Input system was already deterministic with 5 transitions.
Starting structural reductions in LTL mode, iteration 0 : 8/8 places, 6/6 transitions.
Applied a total of 0 rules in 0 ms. Remains 8 /8 variables (removed 0) and now considering 6/6 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 8/8 places, 6/6 transitions.
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 1 ms
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 1 ms
[2023-03-19 11:22:31] [INFO ] Input system was already deterministic with 6 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 8/8 places, 6/6 transitions.
Applied a total of 0 rules in 1 ms. Remains 8 /8 variables (removed 0) and now considering 6/6 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1 ms. Remains : 8/8 places, 6/6 transitions.
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 1 ms
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 1 ms
[2023-03-19 11:22:31] [INFO ] Input system was already deterministic with 6 transitions.
Starting structural reductions in LTL mode, iteration 0 : 8/8 places, 6/6 transitions.
Applied a total of 0 rules in 0 ms. Remains 8 /8 variables (removed 0) and now considering 6/6 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 8/8 places, 6/6 transitions.
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 1 ms
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 1 ms
[2023-03-19 11:22:31] [INFO ] Input system was already deterministic with 6 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 8/8 places, 6/6 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 8 transition count 5
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 7 transition count 5
Applied a total of 2 rules in 1 ms. Remains 7 /8 variables (removed 1) and now considering 5/6 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1 ms. Remains : 7/8 places, 5/6 transitions.
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 0 ms
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 0 ms
[2023-03-19 11:22:31] [INFO ] Input system was already deterministic with 5 transitions.
Starting structural reductions in LTL mode, iteration 0 : 8/8 places, 6/6 transitions.
Applied a total of 0 rules in 0 ms. Remains 8 /8 variables (removed 0) and now considering 6/6 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 8/8 places, 6/6 transitions.
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 1 ms
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 1 ms
[2023-03-19 11:22:31] [INFO ] Input system was already deterministic with 6 transitions.
Starting structural reductions in LTL mode, iteration 0 : 8/8 places, 6/6 transitions.
Applied a total of 0 rules in 0 ms. Remains 8 /8 variables (removed 0) and now considering 6/6 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 8/8 places, 6/6 transitions.
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 0 ms
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 1 ms
[2023-03-19 11:22:31] [INFO ] Input system was already deterministic with 6 transitions.
Starting structural reductions in LTL mode, iteration 0 : 8/8 places, 6/6 transitions.
Applied a total of 0 rules in 0 ms. Remains 8 /8 variables (removed 0) and now considering 6/6 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 8/8 places, 6/6 transitions.
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 1 ms
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 1 ms
[2023-03-19 11:22:31] [INFO ] Input system was already deterministic with 6 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 8/8 places, 6/6 transitions.
Applied a total of 0 rules in 1 ms. Remains 8 /8 variables (removed 0) and now considering 6/6 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1 ms. Remains : 8/8 places, 6/6 transitions.
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 1 ms
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 1 ms
[2023-03-19 11:22:31] [INFO ] Input system was already deterministic with 6 transitions.
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 0 ms
[2023-03-19 11:22:31] [INFO ] Flatten gal took : 1 ms
[2023-03-19 11:22:31] [INFO ] Export to MCC of 11 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 1 ms.
[2023-03-19 11:22:31] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 8 places, 6 transitions and 18 arcs took 0 ms.
Total runtime 1810 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT TwoPhaseLocking-PT-nC02000vD
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/365

FORMULA TwoPhaseLocking-PT-nC02000vD-CTLCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TwoPhaseLocking-PT-nC02000vD-CTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TwoPhaseLocking-PT-nC02000vD-CTLCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TwoPhaseLocking-PT-nC02000vD-CTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TwoPhaseLocking-PT-nC02000vD-CTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TwoPhaseLocking-PT-nC02000vD-CTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TwoPhaseLocking-PT-nC02000vD-CTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TwoPhaseLocking-PT-nC02000vD-CTLCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679224987421

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/365/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/365/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/365/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 4 (type EXCL) for 3 TwoPhaseLocking-PT-nC02000vD-CTLCardinality-02
lola: time limit : 225 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 38 (type FNDP) for 27 TwoPhaseLocking-PT-nC02000vD-CTLCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 39 (type EQUN) for 27 TwoPhaseLocking-PT-nC02000vD-CTLCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 41 (type SRCH) for 27 TwoPhaseLocking-PT-nC02000vD-CTLCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 41 (type SRCH) for TwoPhaseLocking-PT-nC02000vD-CTLCardinality-13
lola: result : unknown
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 38 (type FNDP) for TwoPhaseLocking-PT-nC02000vD-CTLCardinality-13
lola: result : true
lola: fired transitions : 136
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 39 (type EQUN) for TwoPhaseLocking-PT-nC02000vD-CTLCardinality-13 (obsolete)
sara: try reading problem file /home/mcc/execution/365/CTLCardinality-39.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 39 (type EQUN) for TwoPhaseLocking-PT-nC02000vD-CTLCardinality-13
lola: result : true
lola: FINISHED task # 4 (type EXCL) for TwoPhaseLocking-PT-nC02000vD-CTLCardinality-02
lola: result : true
lola: markings : 2500475
lola: fired transitions : 3009546
lola: time used : 2.000000
lola: memory pages used : 11
lola: LAUNCH task # 32 (type EXCL) for 27 TwoPhaseLocking-PT-nC02000vD-CTLCardinality-13
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for TwoPhaseLocking-PT-nC02000vD-CTLCardinality-13
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 TwoPhaseLocking-PT-nC02000vD-CTLCardinality-12
lola: time limit : 399 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-13: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-04: AGAF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 3/399 9/32 TwoPhaseLocking-PT-nC02000vD-CTLCardinality-12 2117542 m, 423508 m/sec, 3999306 t fired, .

Time elapsed: 5 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-13: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-04: AGAF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 8/399 22/32 TwoPhaseLocking-PT-nC02000vD-CTLCardinality-12 5157576 m, 608006 m/sec, 9891410 t fired, .

Time elapsed: 10 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 25 (type EXCL) for TwoPhaseLocking-PT-nC02000vD-CTLCardinality-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-13: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-04: AGAF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 22 (type EXCL) for 21 TwoPhaseLocking-PT-nC02000vD-CTLCardinality-11
lola: time limit : 448 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for TwoPhaseLocking-PT-nC02000vD-CTLCardinality-11
lola: result : true
lola: markings : 22044
lola: fired transitions : 38068
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 TwoPhaseLocking-PT-nC02000vD-CTLCardinality-08
lola: time limit : 512 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for TwoPhaseLocking-PT-nC02000vD-CTLCardinality-08
lola: result : true
lola: markings : 28370
lola: fired transitions : 116037
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 TwoPhaseLocking-PT-nC02000vD-CTLCardinality-05
lola: time limit : 597 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for TwoPhaseLocking-PT-nC02000vD-CTLCardinality-05
lola: result : true
lola: markings : 381249
lola: fired transitions : 387759
lola: time used : 0.000000
lola: memory pages used : 2
lola: LAUNCH task # 37 (type EXCL) for 6 TwoPhaseLocking-PT-nC02000vD-CTLCardinality-04
lola: time limit : 717 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for TwoPhaseLocking-PT-nC02000vD-CTLCardinality-04
lola: result : true
lola: markings : 4001
lola: fired transitions : 4000
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 TwoPhaseLocking-PT-nC02000vD-CTLCardinality-06
lola: time limit : 896 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for TwoPhaseLocking-PT-nC02000vD-CTLCardinality-06
lola: result : false
lola: markings : 2549061
lola: fired transitions : 2552905
lola: time used : 2.000000
lola: memory pages used : 11
lola: LAUNCH task # 19 (type EXCL) for 18 TwoPhaseLocking-PT-nC02000vD-CTLCardinality-10
lola: time limit : 1194 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-04: AGAF false state space /EFEG
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-06: CTL false CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-08: CTL true CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-11: CTL true CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-13: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 3/1194 23/32 TwoPhaseLocking-PT-nC02000vD-CTLCardinality-10 5473071 m, 1094614 m/sec, 5490197 t fired, .

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 19 (type EXCL) for TwoPhaseLocking-PT-nC02000vD-CTLCardinality-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-04: AGAF false state space /EFEG
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-06: CTL false CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-08: CTL true CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-11: CTL true CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-13: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 1 (type EXCL) for 0 TwoPhaseLocking-PT-nC02000vD-CTLCardinality-00
lola: time limit : 1787 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-04: AGAF false state space /EFEG
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-06: CTL false CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-08: CTL true CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-11: CTL true CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-13: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/1787 23/32 TwoPhaseLocking-PT-nC02000vD-CTLCardinality-00 5359512 m, 1071902 m/sec, 6822653 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 1 (type EXCL) for TwoPhaseLocking-PT-nC02000vD-CTLCardinality-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-04: AGAF false state space /EFEG
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-06: CTL false CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-08: CTL true CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-11: CTL true CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-13: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 35 (type EXCL) for 34 TwoPhaseLocking-PT-nC02000vD-CTLCardinality-15
lola: time limit : 3565 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for TwoPhaseLocking-PT-nC02000vD-CTLCardinality-15
lola: result : true
lola: markings : 1005
lola: fired transitions : 4012
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 11

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-00: CTL unknown AGGR
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-04: AGAF false state space /EFEG
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-06: CTL false CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-08: CTL true CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-10: CTL unknown AGGR
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-11: CTL true CTL model checker
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-12: CTL unknown AGGR
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-13: CONJ true CONJ
TwoPhaseLocking-PT-nC02000vD-CTLCardinality-15: CTL true CTL model checker


Time elapsed: 35 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="TwoPhaseLocking-PT-nC02000vD"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is TwoPhaseLocking-PT-nC02000vD, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r487-tall-167912703700897"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/TwoPhaseLocking-PT-nC02000vD.tgz
mv TwoPhaseLocking-PT-nC02000vD execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;