Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r487-tall-167912703100450.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Szymanski-PT-b02, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r487-tall-167912703100450
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.1M
-rw-r--r-- 1 mcc users 7.6K Feb 26 16:50 CTLCardinality.txt
-rw-r--r-- 1 mcc users 83K Feb 26 16:50 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K Feb 26 16:49 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K Feb 26 16:49 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:19 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 17:19 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 17:19 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:19 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 26 16:53 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 153K Feb 26 16:53 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.0K Feb 26 16:51 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 57K Feb 26 16:51 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:19 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:19 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 3.7M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Szymanski-PT-b02-CTLFireability-00
FORMULA_NAME Szymanski-PT-b02-CTLFireability-01
FORMULA_NAME Szymanski-PT-b02-CTLFireability-02
FORMULA_NAME Szymanski-PT-b02-CTLFireability-03
FORMULA_NAME Szymanski-PT-b02-CTLFireability-04
FORMULA_NAME Szymanski-PT-b02-CTLFireability-05
FORMULA_NAME Szymanski-PT-b02-CTLFireability-06
FORMULA_NAME Szymanski-PT-b02-CTLFireability-07
FORMULA_NAME Szymanski-PT-b02-CTLFireability-08
FORMULA_NAME Szymanski-PT-b02-CTLFireability-09
FORMULA_NAME Szymanski-PT-b02-CTLFireability-10
FORMULA_NAME Szymanski-PT-b02-CTLFireability-11
FORMULA_NAME Szymanski-PT-b02-CTLFireability-12
FORMULA_NAME Szymanski-PT-b02-CTLFireability-13
FORMULA_NAME Szymanski-PT-b02-CTLFireability-14
FORMULA_NAME Szymanski-PT-b02-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679188464000

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Szymanski-PT-b02
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 01:14:25] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 01:14:25] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 01:14:25] [INFO ] Load time of PNML (sax parser for PT used): 361 ms
[2023-03-19 01:14:25] [INFO ] Transformed 568 places.
[2023-03-19 01:14:25] [INFO ] Transformed 8320 transitions.
[2023-03-19 01:14:25] [INFO ] Parsed PT model containing 568 places and 8320 transitions and 33408 arcs in 515 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 11 ms.
Deduced a syphon composed of 260 places in 18 ms
Reduce places removed 260 places and 256 transitions.
Support contains 118 out of 308 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 308/308 places, 8064/8064 transitions.
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 306 transition count 8064
Applied a total of 2 rules in 111 ms. Remains 306 /308 variables (removed 2) and now considering 8064/8064 (removed 0) transitions.
[2023-03-19 01:14:26] [INFO ] Flow matrix only has 2733 transitions (discarded 5331 similar events)
// Phase 1: matrix 2733 rows 306 cols
[2023-03-19 01:14:26] [INFO ] Computed 1 place invariants in 60 ms
[2023-03-19 01:14:26] [INFO ] Implicit Places using invariants in 463 ms returned []
[2023-03-19 01:14:26] [INFO ] Flow matrix only has 2733 transitions (discarded 5331 similar events)
[2023-03-19 01:14:26] [INFO ] Invariant cache hit.
[2023-03-19 01:14:27] [INFO ] State equation strengthened by 147 read => feed constraints.
[2023-03-19 01:14:28] [INFO ] Implicit Places using invariants and state equation in 2268 ms returned []
Implicit Place search using SMT with State Equation took 2763 ms to find 0 implicit places.
[2023-03-19 01:14:28] [INFO ] Flow matrix only has 2733 transitions (discarded 5331 similar events)
[2023-03-19 01:14:28] [INFO ] Invariant cache hit.
[2023-03-19 01:14:30] [INFO ] Dead Transitions using invariants and state equation in 1924 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 306/308 places, 8064/8064 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4802 ms. Remains : 306/308 places, 8064/8064 transitions.
Support contains 118 out of 306 places after structural reductions.
[2023-03-19 01:14:31] [INFO ] Flatten gal took : 422 ms
[2023-03-19 01:14:31] [INFO ] Flatten gal took : 246 ms
[2023-03-19 01:14:32] [INFO ] Input system was already deterministic with 8064 transitions.
Support contains 117 out of 306 places (down from 118) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 452 ms. (steps per millisecond=22 ) properties (out of 72) seen :5
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 67) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 66) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 66) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 64) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 63) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 62) seen :2
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 59) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 58) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 57) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 56) seen :0
Running SMT prover for 56 properties.
[2023-03-19 01:14:33] [INFO ] Flow matrix only has 2733 transitions (discarded 5331 similar events)
[2023-03-19 01:14:33] [INFO ] Invariant cache hit.
[2023-03-19 01:14:34] [INFO ] [Real]Absence check using 0 positive and 1 generalized place invariants in 3 ms returned sat
[2023-03-19 01:14:34] [INFO ] After 594ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:56
[2023-03-19 01:14:34] [INFO ] [Nat]Absence check using 0 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-19 01:14:59] [INFO ] After 24423ms SMT Verify possible using state equation in natural domain returned unsat :9 sat :45
[2023-03-19 01:14:59] [INFO ] State equation strengthened by 147 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-19 01:14:59] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-19 01:14:59] [INFO ] After 25039ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:56
Fused 56 Parikh solutions to 23 different solutions.
Parikh walk visited 0 properties in 406 ms.
Support contains 85 out of 306 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 306/306 places, 8064/8064 transitions.
Drop transitions removed 37 transitions
Reduce isomorphic transitions removed 37 transitions.
Iterating post reduction 0 with 37 rules applied. Total rules applied 37 place count 306 transition count 8027
Applied a total of 37 rules in 347 ms. Remains 306 /306 variables (removed 0) and now considering 8027/8064 (removed 37) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 348 ms. Remains : 306/306 places, 8027/8064 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 218 ms. (steps per millisecond=45 ) properties (out of 47) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 46) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 45) seen :0
Interrupted probabilistic random walk after 101269 steps, run timeout after 3001 ms. (steps per millisecond=33 ) properties seen :{29=1}
Probabilistic random walk after 101269 steps, saw 36976 distinct states, run finished after 3001 ms. (steps per millisecond=33 ) properties seen :1
Running SMT prover for 44 properties.
[2023-03-19 01:15:03] [INFO ] Flow matrix only has 2696 transitions (discarded 5331 similar events)
// Phase 1: matrix 2696 rows 306 cols
[2023-03-19 01:15:03] [INFO ] Computed 1 place invariants in 24 ms
[2023-03-19 01:15:04] [INFO ] [Real]Absence check using 0 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-19 01:15:04] [INFO ] After 486ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:44
[2023-03-19 01:15:04] [INFO ] [Nat]Absence check using 0 positive and 1 generalized place invariants in 3 ms returned sat
[2023-03-19 01:15:29] [INFO ] After 24557ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :42
[2023-03-19 01:15:29] [INFO ] State equation strengthened by 147 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-19 01:15:29] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-19 01:15:29] [INFO ] After 25027ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:44
Fused 44 Parikh solutions to 26 different solutions.
Parikh walk visited 0 properties in 393 ms.
Support contains 82 out of 306 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 306/306 places, 8027/8027 transitions.
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 306 transition count 8025
Applied a total of 2 rules in 209 ms. Remains 306 /306 variables (removed 0) and now considering 8025/8027 (removed 2) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 209 ms. Remains : 306/306 places, 8025/8027 transitions.
Incomplete random walk after 10001 steps, including 2 resets, run finished after 197 ms. (steps per millisecond=50 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 43) seen :0
Interrupted probabilistic random walk after 109936 steps, run timeout after 3001 ms. (steps per millisecond=36 ) properties seen :{}
Probabilistic random walk after 109936 steps, saw 39807 distinct states, run finished after 3001 ms. (steps per millisecond=36 ) properties seen :0
Running SMT prover for 43 properties.
[2023-03-19 01:15:33] [INFO ] Flow matrix only has 2694 transitions (discarded 5331 similar events)
// Phase 1: matrix 2694 rows 306 cols
[2023-03-19 01:15:33] [INFO ] Computed 1 place invariants in 23 ms
[2023-03-19 01:15:33] [INFO ] [Real]Absence check using 0 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-19 01:15:43] [INFO ] After 9434ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:43
[2023-03-19 01:15:43] [INFO ] [Nat]Absence check using 0 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-19 01:16:08] [INFO ] After 24576ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :42
[2023-03-19 01:16:08] [INFO ] State equation strengthened by 147 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-19 01:16:08] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-19 01:16:08] [INFO ] After 25036ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:43
Fused 43 Parikh solutions to 33 different solutions.
Parikh walk visited 0 properties in 498 ms.
Support contains 78 out of 306 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 306/306 places, 8025/8025 transitions.
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 306 transition count 8024
Applied a total of 1 rules in 315 ms. Remains 306 /306 variables (removed 0) and now considering 8024/8025 (removed 1) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 315 ms. Remains : 306/306 places, 8024/8025 transitions.
Incomplete random walk after 10001 steps, including 2 resets, run finished after 303 ms. (steps per millisecond=33 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 43) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 42) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 41) seen :0
Interrupted probabilistic random walk after 101990 steps, run timeout after 3001 ms. (steps per millisecond=33 ) properties seen :{}
Probabilistic random walk after 101990 steps, saw 37376 distinct states, run finished after 3001 ms. (steps per millisecond=33 ) properties seen :0
Running SMT prover for 41 properties.
[2023-03-19 01:16:12] [INFO ] Flow matrix only has 2693 transitions (discarded 5331 similar events)
// Phase 1: matrix 2693 rows 306 cols
[2023-03-19 01:16:12] [INFO ] Computed 1 place invariants in 15 ms
[2023-03-19 01:16:12] [INFO ] [Real]Absence check using 0 positive and 1 generalized place invariants in 3 ms returned sat
[2023-03-19 01:16:26] [INFO ] After 14054ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:40
[2023-03-19 01:16:26] [INFO ] [Nat]Absence check using 0 positive and 1 generalized place invariants in 4 ms returned sat
[2023-03-19 01:16:51] [INFO ] After 24610ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :38
[2023-03-19 01:16:51] [INFO ] State equation strengthened by 147 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-19 01:16:51] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-19 01:16:51] [INFO ] After 25037ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :0 real:40
Fused 41 Parikh solutions to 24 different solutions.
Parikh walk visited 0 properties in 307 ms.
Support contains 63 out of 306 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 306/306 places, 8024/8024 transitions.
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 306 transition count 8020
Applied a total of 4 rules in 206 ms. Remains 306 /306 variables (removed 0) and now considering 8020/8024 (removed 4) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 206 ms. Remains : 306/306 places, 8020/8024 transitions.
Successfully simplified 10 atomic propositions for a total of 16 simplifications.
Initial state reduction rules removed 1 formulas.
FORMULA Szymanski-PT-b02-CTLFireability-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 01:16:52] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-19 01:16:52] [INFO ] Flatten gal took : 216 ms
FORMULA Szymanski-PT-b02-CTLFireability-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 01:16:52] [INFO ] Flatten gal took : 206 ms
[2023-03-19 01:16:53] [INFO ] Input system was already deterministic with 8064 transitions.
Support contains 79 out of 306 places (down from 82) after GAL structural reductions.
Computed a total of 12 stabilizing places and 2432 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 306/306 places, 8064/8064 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 305 transition count 7936
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 305 transition count 7936
Applied a total of 2 rules in 96 ms. Remains 305 /306 variables (removed 1) and now considering 7936/8064 (removed 128) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 98 ms. Remains : 305/306 places, 7936/8064 transitions.
[2023-03-19 01:16:53] [INFO ] Flatten gal took : 169 ms
[2023-03-19 01:16:53] [INFO ] Flatten gal took : 187 ms
[2023-03-19 01:16:54] [INFO ] Input system was already deterministic with 7936 transitions.
Starting structural reductions in LTL mode, iteration 0 : 306/306 places, 8064/8064 transitions.
Applied a total of 0 rules in 31 ms. Remains 306 /306 variables (removed 0) and now considering 8064/8064 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 31 ms. Remains : 306/306 places, 8064/8064 transitions.
[2023-03-19 01:16:54] [INFO ] Flatten gal took : 168 ms
[2023-03-19 01:16:54] [INFO ] Flatten gal took : 171 ms
[2023-03-19 01:16:54] [INFO ] Input system was already deterministic with 8064 transitions.
Starting structural reductions in LTL mode, iteration 0 : 306/306 places, 8064/8064 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 305 transition count 7936
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 305 transition count 7936
Applied a total of 2 rules in 50 ms. Remains 305 /306 variables (removed 1) and now considering 7936/8064 (removed 128) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 51 ms. Remains : 305/306 places, 7936/8064 transitions.
[2023-03-19 01:16:55] [INFO ] Flatten gal took : 167 ms
[2023-03-19 01:16:55] [INFO ] Flatten gal took : 166 ms
[2023-03-19 01:16:55] [INFO ] Input system was already deterministic with 7936 transitions.
Starting structural reductions in LTL mode, iteration 0 : 306/306 places, 8064/8064 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 305 transition count 7936
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 305 transition count 7936
Applied a total of 2 rules in 48 ms. Remains 305 /306 variables (removed 1) and now considering 7936/8064 (removed 128) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 48 ms. Remains : 305/306 places, 7936/8064 transitions.
[2023-03-19 01:16:55] [INFO ] Flatten gal took : 154 ms
[2023-03-19 01:16:56] [INFO ] Flatten gal took : 173 ms
[2023-03-19 01:16:56] [INFO ] Input system was already deterministic with 7936 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 306/306 places, 8064/8064 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 305 transition count 7936
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 305 transition count 7936
Applied a total of 2 rules in 359 ms. Remains 305 /306 variables (removed 1) and now considering 7936/8064 (removed 128) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 359 ms. Remains : 305/306 places, 7936/8064 transitions.
[2023-03-19 01:16:56] [INFO ] Flatten gal took : 151 ms
[2023-03-19 01:16:57] [INFO ] Flatten gal took : 174 ms
[2023-03-19 01:16:57] [INFO ] Input system was already deterministic with 7936 transitions.
Starting structural reductions in LTL mode, iteration 0 : 306/306 places, 8064/8064 transitions.
Applied a total of 0 rules in 27 ms. Remains 306 /306 variables (removed 0) and now considering 8064/8064 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 27 ms. Remains : 306/306 places, 8064/8064 transitions.
[2023-03-19 01:16:57] [INFO ] Flatten gal took : 152 ms
[2023-03-19 01:16:57] [INFO ] Flatten gal took : 177 ms
[2023-03-19 01:16:58] [INFO ] Input system was already deterministic with 8064 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 306/306 places, 8064/8064 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 305 transition count 7936
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 305 transition count 7936
Applied a total of 2 rules in 233 ms. Remains 305 /306 variables (removed 1) and now considering 7936/8064 (removed 128) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 233 ms. Remains : 305/306 places, 7936/8064 transitions.
[2023-03-19 01:16:58] [INFO ] Flatten gal took : 150 ms
[2023-03-19 01:16:58] [INFO ] Flatten gal took : 171 ms
[2023-03-19 01:16:58] [INFO ] Input system was already deterministic with 7936 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 306/306 places, 8064/8064 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 305 transition count 7936
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 305 transition count 7936
Applied a total of 2 rules in 220 ms. Remains 305 /306 variables (removed 1) and now considering 7936/8064 (removed 128) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 221 ms. Remains : 305/306 places, 7936/8064 transitions.
[2023-03-19 01:16:59] [INFO ] Flatten gal took : 152 ms
[2023-03-19 01:16:59] [INFO ] Flatten gal took : 171 ms
[2023-03-19 01:16:59] [INFO ] Input system was already deterministic with 7936 transitions.
Starting structural reductions in LTL mode, iteration 0 : 306/306 places, 8064/8064 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 305 transition count 7936
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 305 transition count 7936
Applied a total of 2 rules in 46 ms. Remains 305 /306 variables (removed 1) and now considering 7936/8064 (removed 128) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 47 ms. Remains : 305/306 places, 7936/8064 transitions.
[2023-03-19 01:17:00] [INFO ] Flatten gal took : 151 ms
[2023-03-19 01:17:00] [INFO ] Flatten gal took : 169 ms
[2023-03-19 01:17:00] [INFO ] Input system was already deterministic with 7936 transitions.
Starting structural reductions in LTL mode, iteration 0 : 306/306 places, 8064/8064 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 305 transition count 7936
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 305 transition count 7936
Applied a total of 2 rules in 48 ms. Remains 305 /306 variables (removed 1) and now considering 7936/8064 (removed 128) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 48 ms. Remains : 305/306 places, 7936/8064 transitions.
[2023-03-19 01:17:00] [INFO ] Flatten gal took : 168 ms
[2023-03-19 01:17:00] [INFO ] Flatten gal took : 174 ms
[2023-03-19 01:17:01] [INFO ] Input system was already deterministic with 7936 transitions.
Starting structural reductions in LTL mode, iteration 0 : 306/306 places, 8064/8064 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 305 transition count 7936
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 305 transition count 7936
Applied a total of 2 rules in 48 ms. Remains 305 /306 variables (removed 1) and now considering 7936/8064 (removed 128) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 48 ms. Remains : 305/306 places, 7936/8064 transitions.
[2023-03-19 01:17:01] [INFO ] Flatten gal took : 151 ms
[2023-03-19 01:17:01] [INFO ] Flatten gal took : 170 ms
[2023-03-19 01:17:01] [INFO ] Input system was already deterministic with 7936 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 306/306 places, 8064/8064 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 305 transition count 7936
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 305 transition count 7936
Applied a total of 2 rules in 208 ms. Remains 305 /306 variables (removed 1) and now considering 7936/8064 (removed 128) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 209 ms. Remains : 305/306 places, 7936/8064 transitions.
[2023-03-19 01:17:02] [INFO ] Flatten gal took : 149 ms
[2023-03-19 01:17:02] [INFO ] Flatten gal took : 170 ms
[2023-03-19 01:17:02] [INFO ] Input system was already deterministic with 7936 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=769 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 150772 steps, run timeout after 3001 ms. (steps per millisecond=50 ) properties seen :{}
Probabilistic random walk after 150772 steps, saw 51705 distinct states, run finished after 3001 ms. (steps per millisecond=50 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-19 01:17:05] [INFO ] Flow matrix only has 2732 transitions (discarded 5204 similar events)
// Phase 1: matrix 2732 rows 305 cols
[2023-03-19 01:17:05] [INFO ] Computed 1 place invariants in 23 ms
[2023-03-19 01:17:06] [INFO ] [Real]Absence check using 0 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-19 01:17:07] [INFO ] After 1240ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 01:17:07] [INFO ] [Nat]Absence check using 0 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-19 01:17:08] [INFO ] After 1031ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 01:17:08] [INFO ] State equation strengthened by 147 read => feed constraints.
[2023-03-19 01:17:17] [INFO ] After 9074ms SMT Verify possible using 147 Read/Feed constraints in natural domain returned unsat :0 sat :0
[2023-03-19 01:17:17] [INFO ] After 10168ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 6 ms.
Support contains 2 out of 305 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 305/305 places, 7936/7936 transitions.
Drop transitions removed 127 transitions
Reduce isomorphic transitions removed 127 transitions.
Iterating post reduction 0 with 127 rules applied. Total rules applied 127 place count 305 transition count 7809
Applied a total of 127 rules in 186 ms. Remains 305 /305 variables (removed 0) and now considering 7809/7936 (removed 127) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 187 ms. Remains : 305/305 places, 7809/7936 transitions.
Incomplete random walk after 1000000 steps, including 2 resets, run finished after 2704 ms. (steps per millisecond=369 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 1000001 steps, including 2 resets, run finished after 1057 ms. (steps per millisecond=946 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 472720 steps, run timeout after 9001 ms. (steps per millisecond=52 ) properties seen :{}
Probabilistic random walk after 472720 steps, saw 123095 distinct states, run finished after 9001 ms. (steps per millisecond=52 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-19 01:17:30] [INFO ] Flow matrix only has 2605 transitions (discarded 5204 similar events)
// Phase 1: matrix 2605 rows 305 cols
[2023-03-19 01:17:30] [INFO ] Computed 2 place invariants in 19 ms
[2023-03-19 01:17:30] [INFO ] [Real]Absence check using 1 positive place invariants in 0 ms returned sat
[2023-03-19 01:17:30] [INFO ] [Real]Absence check using 1 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-19 01:17:31] [INFO ] After 773ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 01:17:31] [INFO ] [Nat]Absence check using 1 positive place invariants in 0 ms returned sat
[2023-03-19 01:17:31] [INFO ] [Nat]Absence check using 1 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-19 01:17:31] [INFO ] After 673ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 01:17:31] [INFO ] State equation strengthened by 147 read => feed constraints.
[2023-03-19 01:17:40] [INFO ] After 9076ms SMT Verify possible using 147 Read/Feed constraints in natural domain returned unsat :0 sat :0
[2023-03-19 01:17:40] [INFO ] After 9813ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 618 ms.
Support contains 2 out of 305 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 305/305 places, 7809/7809 transitions.
Applied a total of 0 rules in 178 ms. Remains 305 /305 variables (removed 0) and now considering 7809/7809 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 178 ms. Remains : 305/305 places, 7809/7809 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 305/305 places, 7809/7809 transitions.
Applied a total of 0 rules in 177 ms. Remains 305 /305 variables (removed 0) and now considering 7809/7809 (removed 0) transitions.
[2023-03-19 01:17:41] [INFO ] Flow matrix only has 2605 transitions (discarded 5204 similar events)
[2023-03-19 01:17:41] [INFO ] Invariant cache hit.
[2023-03-19 01:17:42] [INFO ] Implicit Places using invariants in 433 ms returned []
[2023-03-19 01:17:42] [INFO ] Flow matrix only has 2605 transitions (discarded 5204 similar events)
[2023-03-19 01:17:42] [INFO ] Invariant cache hit.
[2023-03-19 01:17:42] [INFO ] State equation strengthened by 147 read => feed constraints.
[2023-03-19 01:17:51] [INFO ] Implicit Places using invariants and state equation in 9600 ms returned []
Implicit Place search using SMT with State Equation took 10035 ms to find 0 implicit places.
[2023-03-19 01:17:52] [INFO ] Redundant transitions in 955 ms returned []
[2023-03-19 01:17:52] [INFO ] Flow matrix only has 2605 transitions (discarded 5204 similar events)
[2023-03-19 01:17:52] [INFO ] Invariant cache hit.
[2023-03-19 01:17:54] [INFO ] Dead Transitions using invariants and state equation in 1898 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 13090 ms. Remains : 305/305 places, 7809/7809 transitions.
Finished random walk after 33339 steps, including 1 resets, run visited all 2 properties in 214 ms. (steps per millisecond=155 )
Incomplete random walk after 1000001 steps, including 2 resets, run finished after 2679 ms. (steps per millisecond=373 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 1000001 steps, including 2 resets, run finished after 1095 ms. (steps per millisecond=913 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 471871 steps, run timeout after 9001 ms. (steps per millisecond=52 ) properties seen :{}
Probabilistic random walk after 471871 steps, saw 122903 distinct states, run finished after 9001 ms. (steps per millisecond=52 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-19 01:18:07] [INFO ] Flow matrix only has 2605 transitions (discarded 5204 similar events)
[2023-03-19 01:18:07] [INFO ] Invariant cache hit.
[2023-03-19 01:18:07] [INFO ] [Real]Absence check using 1 positive place invariants in 1 ms returned sat
[2023-03-19 01:18:07] [INFO ] [Real]Absence check using 1 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-19 01:18:08] [INFO ] After 789ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 01:18:08] [INFO ] [Nat]Absence check using 1 positive place invariants in 1 ms returned sat
[2023-03-19 01:18:08] [INFO ] [Nat]Absence check using 1 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-19 01:18:09] [INFO ] After 686ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 01:18:09] [INFO ] State equation strengthened by 147 read => feed constraints.
[2023-03-19 01:18:18] [INFO ] After 9081ms SMT Verify possible using 147 Read/Feed constraints in natural domain returned unsat :0 sat :0
[2023-03-19 01:18:18] [INFO ] After 9828ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 639 ms.
Support contains 2 out of 305 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 305/305 places, 7809/7809 transitions.
Applied a total of 0 rules in 178 ms. Remains 305 /305 variables (removed 0) and now considering 7809/7809 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 178 ms. Remains : 305/305 places, 7809/7809 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 305/305 places, 7809/7809 transitions.
Applied a total of 0 rules in 177 ms. Remains 305 /305 variables (removed 0) and now considering 7809/7809 (removed 0) transitions.
[2023-03-19 01:18:19] [INFO ] Flow matrix only has 2605 transitions (discarded 5204 similar events)
[2023-03-19 01:18:19] [INFO ] Invariant cache hit.
[2023-03-19 01:18:19] [INFO ] Implicit Places using invariants in 429 ms returned []
[2023-03-19 01:18:19] [INFO ] Flow matrix only has 2605 transitions (discarded 5204 similar events)
[2023-03-19 01:18:19] [INFO ] Invariant cache hit.
[2023-03-19 01:18:20] [INFO ] State equation strengthened by 147 read => feed constraints.
[2023-03-19 01:18:26] [INFO ] Implicit Places using invariants and state equation in 7077 ms returned []
Implicit Place search using SMT with State Equation took 7507 ms to find 0 implicit places.
[2023-03-19 01:18:27] [INFO ] Redundant transitions in 678 ms returned []
[2023-03-19 01:18:27] [INFO ] Flow matrix only has 2605 transitions (discarded 5204 similar events)
[2023-03-19 01:18:27] [INFO ] Invariant cache hit.
[2023-03-19 01:18:29] [INFO ] Dead Transitions using invariants and state equation in 1881 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10255 ms. Remains : 305/305 places, 7809/7809 transitions.
Finished random walk after 33347 steps, including 1 resets, run visited all 2 properties in 89 ms. (steps per millisecond=374 )
Graph (trivial) has 5072 edges and 305 vertex of which 37 / 305 are part of one of the 2 SCC in 4 ms
Free SCC test removed 35 places
Drop transitions removed 4072 transitions
Ensure Unique test removed 1372 transitions
Reduce isomorphic transitions removed 5444 transitions.
Drop transitions removed 416 transitions
Redundant transition composition rules discarded 416 transitions
Iterating global reduction 0 with 416 rules applied. Total rules applied 417 place count 270 transition count 1949
Applied a total of 417 rules in 191 ms. Remains 270 /305 variables (removed 35) and now considering 1949/7809 (removed 5860) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 1949 rows 270 cols
[2023-03-19 01:18:29] [INFO ] Computed 2 place invariants in 10 ms
[2023-03-19 01:18:29] [INFO ] [Real]Absence check using 1 positive place invariants in 0 ms returned sat
[2023-03-19 01:18:29] [INFO ] [Real]Absence check using 1 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-19 01:18:30] [INFO ] After 537ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-19 01:18:30] [INFO ] State equation strengthened by 504 read => feed constraints.
[2023-03-19 01:18:30] [INFO ] After 123ms SMT Verify possible using 504 Read/Feed constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 01:18:30] [INFO ] After 767ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 01:18:30] [INFO ] [Nat]Absence check using 1 positive place invariants in 1 ms returned sat
[2023-03-19 01:18:30] [INFO ] [Nat]Absence check using 1 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-19 01:18:31] [INFO ] After 511ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 01:18:32] [INFO ] After 1014ms SMT Verify possible using 504 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-19 01:18:32] [INFO ] After 1508ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 828 ms.
[2023-03-19 01:18:33] [INFO ] After 2901ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Starting structural reductions in LTL mode, iteration 0 : 306/306 places, 8064/8064 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 305 transition count 7936
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 305 transition count 7936
Applied a total of 2 rules in 53 ms. Remains 305 /306 variables (removed 1) and now considering 7936/8064 (removed 128) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 53 ms. Remains : 305/306 places, 7936/8064 transitions.
[2023-03-19 01:18:33] [INFO ] Flatten gal took : 159 ms
[2023-03-19 01:18:33] [INFO ] Flatten gal took : 176 ms
[2023-03-19 01:18:34] [INFO ] Input system was already deterministic with 7936 transitions.
Starting structural reductions in LTL mode, iteration 0 : 306/306 places, 8064/8064 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 305 transition count 7936
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 305 transition count 7936
Applied a total of 2 rules in 48 ms. Remains 305 /306 variables (removed 1) and now considering 7936/8064 (removed 128) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 49 ms. Remains : 305/306 places, 7936/8064 transitions.
[2023-03-19 01:18:34] [INFO ] Flatten gal took : 166 ms
[2023-03-19 01:18:34] [INFO ] Flatten gal took : 167 ms
[2023-03-19 01:18:34] [INFO ] Input system was already deterministic with 7936 transitions.
[2023-03-19 01:18:35] [INFO ] Flatten gal took : 175 ms
[2023-03-19 01:18:35] [INFO ] Flatten gal took : 182 ms
[2023-03-19 01:18:35] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-19 01:18:35] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 306 places, 8064 transitions and 32128 arcs took 33 ms.
Total runtime 249885 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT Szymanski-PT-b02
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability

FORMULA Szymanski-PT-b02-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679189334323

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-06: DISJ 0 0 0 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 0 0 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Szymanski-PT-b02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 0 0 0 0 0 0
Szymanski-PT-b02-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Szymanski-PT-b02-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 7 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-06: DISJ 0 0 0 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 0 0 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 12 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 4 (type EXCL) for 3 Szymanski-PT-b02-CTLFireability-02
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 57 (type FNDP) for 22 Szymanski-PT-b02-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type EQUN) for 22 Szymanski-PT-b02-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 60 (type SRCH) for 22 Szymanski-PT-b02-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/375/CTLFireability-58.sara.
lola: FINISHED task # 60 (type SRCH) for Szymanski-PT-b02-CTLFireability-07
lola: result : unknown
lola: markings : 731
lola: fired transitions : 1320
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 63 (type FNDP) for 29 Szymanski-PT-b02-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 4 1 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 4/211 1/32 Szymanski-PT-b02-CTLFireability-02 60540 m, 12108 m/sec, 468674 t fired, .
57 EF FNDP 3/1792 0/5 Szymanski-PT-b02-CTLFireability-07 2806 t fired, 26 attempts, .
58 EF STEQ 3/1194 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 2/1195 0/5 Szymanski-PT-b02-CTLFireability-09 1831 t fired, 9 attempts, .

Time elapsed: 17 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 4 1 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 9/211 1/32 Szymanski-PT-b02-CTLFireability-02 148713 m, 17634 m/sec, 1243930 t fired, .
57 EF FNDP 8/1790 0/5 Szymanski-PT-b02-CTLFireability-07 8012 t fired, 76 attempts, .
58 EF STEQ 8/1192 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 7/1193 0/5 Szymanski-PT-b02-CTLFireability-09 7143 t fired, 22 attempts, .

Time elapsed: 22 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 4 1 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 14/211 2/32 Szymanski-PT-b02-CTLFireability-02 228300 m, 15917 m/sec, 2046032 t fired, .
57 EF FNDP 13/1785 0/5 Szymanski-PT-b02-CTLFireability-07 13259 t fired, 116 attempts, .
58 EF STEQ 13/1187 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 12/1188 0/5 Szymanski-PT-b02-CTLFireability-09 12482 t fired, 40 attempts, .

Time elapsed: 27 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
lola: FINISHED task # 4 (type EXCL) for Szymanski-PT-b02-CTLFireability-02
lola: result : false
lola: markings : 271480
lola: fired transitions : 2423066
lola: time used : 16.000000
lola: memory pages used : 2
lola: LAUNCH task # 52 (type EXCL) for 51 Szymanski-PT-b02-CTLFireability-15
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for Szymanski-PT-b02-CTLFireability-15
lola: result : true
lola: markings : 33
lola: fired transitions : 66
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 48 Szymanski-PT-b02-CTLFireability-14
lola: time limit : 238 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 4 1 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 3/238 1/32 Szymanski-PT-b02-CTLFireability-14 117798 m, 23559 m/sec, 383019 t fired, .
57 EF FNDP 18/1778 0/5 Szymanski-PT-b02-CTLFireability-07 18509 t fired, 159 attempts, .
58 EF STEQ 18/1180 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 17/1181 0/5 Szymanski-PT-b02-CTLFireability-09 17828 t fired, 54 attempts, .

Time elapsed: 32 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
lola: FINISHED task # 49 (type EXCL) for Szymanski-PT-b02-CTLFireability-14
lola: result : false
lola: markings : 277418
lola: fired transitions : 1137357
lola: time used : 7.000000
lola: memory pages used : 2
lola: LAUNCH task # 43 (type EXCL) for 42 Szymanski-PT-b02-CTLFireability-12
lola: time limit : 254 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 4 1 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 1/254 1/32 Szymanski-PT-b02-CTLFireability-12 9248 m, 1849 m/sec, 23827 t fired, .
57 EF FNDP 23/1771 0/5 Szymanski-PT-b02-CTLFireability-07 23743 t fired, 206 attempts, .
58 EF STEQ 23/1173 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 22/1174 0/5 Szymanski-PT-b02-CTLFireability-09 23193 t fired, 74 attempts, .

Time elapsed: 37 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 4 1 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 6/254 1/32 Szymanski-PT-b02-CTLFireability-12 140828 m, 26316 m/sec, 477974 t fired, .
57 EF FNDP 28/1770 0/5 Szymanski-PT-b02-CTLFireability-07 28974 t fired, 256 attempts, .
58 EF STEQ 28/1172 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 27/1173 0/5 Szymanski-PT-b02-CTLFireability-09 28605 t fired, 102 attempts, .

Time elapsed: 42 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 4 1 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 11/254 2/32 Szymanski-PT-b02-CTLFireability-12 252987 m, 22431 m/sec, 1017845 t fired, .
57 EF FNDP 33/1765 0/5 Szymanski-PT-b02-CTLFireability-07 34221 t fired, 302 attempts, .
58 EF STEQ 33/1167 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 32/1168 0/5 Szymanski-PT-b02-CTLFireability-09 34027 t fired, 122 attempts, .

Time elapsed: 47 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
lola: FINISHED task # 43 (type EXCL) for Szymanski-PT-b02-CTLFireability-12
lola: result : true
lola: markings : 275702
lola: fired transitions : 1101090
lola: time used : 12.000000
lola: memory pages used : 2
lola: LAUNCH task # 40 (type EXCL) for 39 Szymanski-PT-b02-CTLFireability-11
lola: time limit : 273 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for Szymanski-PT-b02-CTLFireability-11
lola: result : true
lola: markings : 33
lola: fired transitions : 34
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 Szymanski-PT-b02-CTLFireability-10
lola: time limit : 296 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for Szymanski-PT-b02-CTLFireability-10
lola: result : true
lola: markings : 8591
lola: fired transitions : 22581
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 15 Szymanski-PT-b02-CTLFireability-06
lola: time limit : 322 sec
lola: memory limit: 32 pages
lola: FINISHED task # 18 (type EXCL) for Szymanski-PT-b02-CTLFireability-06
lola: result : true
lola: markings : 29
lola: fired transitions : 29
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 Szymanski-PT-b02-CTLFireability-04
lola: time limit : 394 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for Szymanski-PT-b02-CTLFireability-04
lola: result : false
lola: markings : 33
lola: fired transitions : 66
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 Szymanski-PT-b02-CTLFireability-03
lola: time limit : 444 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 4 1 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 4/444 1/32 Szymanski-PT-b02-CTLFireability-03 146723 m, 29344 m/sec, 651653 t fired, .
57 EF FNDP 38/1759 0/5 Szymanski-PT-b02-CTLFireability-07 39432 t fired, 345 attempts, .
58 EF STEQ 38/1161 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 37/1162 0/5 Szymanski-PT-b02-CTLFireability-09 39441 t fired, 145 attempts, .

Time elapsed: 52 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
lola: FINISHED task # 7 (type EXCL) for Szymanski-PT-b02-CTLFireability-03
lola: result : false
lola: markings : 277942
lola: fired transitions : 1386110
lola: time used : 8.000000
lola: memory pages used : 2
lola: LAUNCH task # 1 (type EXCL) for 0 Szymanski-PT-b02-CTLFireability-00
lola: time limit : 506 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for Szymanski-PT-b02-CTLFireability-00
lola: result : false
lola: markings : 32
lola: fired transitions : 64
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 67 (type EXCL) for 29 Szymanski-PT-b02-CTLFireability-09
lola: time limit : 590 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 43/1751 0/5 Szymanski-PT-b02-CTLFireability-07 44643 t fired, 390 attempts, .
58 EF STEQ 43/1153 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 42/1154 0/5 Szymanski-PT-b02-CTLFireability-09 44831 t fired, 164 attempts, .
67 EF EXCL 1/590 1/32 Szymanski-PT-b02-CTLFireability-09 1038 m, 207 m/sec, 1428 t fired, .

Time elapsed: 57 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 48/1750 0/5 Szymanski-PT-b02-CTLFireability-07 49890 t fired, 437 attempts, .
58 EF STEQ 48/1152 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 47/1153 0/5 Szymanski-PT-b02-CTLFireability-09 50242 t fired, 186 attempts, .
67 EF EXCL 6/590 1/32 Szymanski-PT-b02-CTLFireability-09 6410 m, 1074 m/sec, 10424 t fired, .

Time elapsed: 62 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 53/1745 0/5 Szymanski-PT-b02-CTLFireability-07 55102 t fired, 475 attempts, .
58 EF STEQ 53/1147 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 52/1148 0/5 Szymanski-PT-b02-CTLFireability-09 55635 t fired, 213 attempts, .
67 EF EXCL 11/590 1/32 Szymanski-PT-b02-CTLFireability-09 11532 m, 1024 m/sec, 19530 t fired, .

Time elapsed: 67 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 58/1740 0/5 Szymanski-PT-b02-CTLFireability-07 60252 t fired, 514 attempts, .
58 EF STEQ 58/1142 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 57/1143 0/5 Szymanski-PT-b02-CTLFireability-09 60975 t fired, 234 attempts, .
67 EF EXCL 16/590 1/32 Szymanski-PT-b02-CTLFireability-09 16796 m, 1052 m/sec, 30158 t fired, .

Time elapsed: 72 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 63/1735 0/5 Szymanski-PT-b02-CTLFireability-07 65368 t fired, 547 attempts, .
58 EF STEQ 63/1137 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 62/1138 0/5 Szymanski-PT-b02-CTLFireability-09 66253 t fired, 261 attempts, .
67 EF EXCL 21/590 1/32 Szymanski-PT-b02-CTLFireability-09 22094 m, 1059 m/sec, 43075 t fired, .

Time elapsed: 77 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 68/1730 0/5 Szymanski-PT-b02-CTLFireability-07 70621 t fired, 600 attempts, .
58 EF STEQ 68/1132 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 67/1133 0/5 Szymanski-PT-b02-CTLFireability-09 71648 t fired, 289 attempts, .
67 EF EXCL 26/590 1/32 Szymanski-PT-b02-CTLFireability-09 27398 m, 1060 m/sec, 57024 t fired, .

Time elapsed: 82 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 73/1725 0/5 Szymanski-PT-b02-CTLFireability-07 75857 t fired, 636 attempts, .
58 EF STEQ 73/1127 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 72/1128 0/5 Szymanski-PT-b02-CTLFireability-09 77048 t fired, 324 attempts, .
67 EF EXCL 31/590 1/32 Szymanski-PT-b02-CTLFireability-09 32788 m, 1078 m/sec, 72127 t fired, .

Time elapsed: 87 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 78/1720 0/5 Szymanski-PT-b02-CTLFireability-07 81045 t fired, 668 attempts, .
58 EF STEQ 78/1122 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 77/1123 0/5 Szymanski-PT-b02-CTLFireability-09 82374 t fired, 356 attempts, .
67 EF EXCL 36/590 1/32 Szymanski-PT-b02-CTLFireability-09 38210 m, 1084 m/sec, 87813 t fired, .

Time elapsed: 92 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 83/1715 0/5 Szymanski-PT-b02-CTLFireability-07 86267 t fired, 702 attempts, .
58 EF STEQ 83/1117 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 82/1118 0/5 Szymanski-PT-b02-CTLFireability-09 87736 t fired, 382 attempts, .
67 EF EXCL 41/590 1/32 Szymanski-PT-b02-CTLFireability-09 43621 m, 1082 m/sec, 103492 t fired, .

Time elapsed: 97 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 88/1710 0/5 Szymanski-PT-b02-CTLFireability-07 91432 t fired, 741 attempts, .
58 EF STEQ 88/1112 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 87/1113 0/5 Szymanski-PT-b02-CTLFireability-09 93079 t fired, 407 attempts, .
67 EF EXCL 46/590 1/32 Szymanski-PT-b02-CTLFireability-09 48973 m, 1070 m/sec, 120372 t fired, .

Time elapsed: 102 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 93/1705 0/5 Szymanski-PT-b02-CTLFireability-07 96626 t fired, 772 attempts, .
58 EF STEQ 93/1107 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 92/1108 0/5 Szymanski-PT-b02-CTLFireability-09 98395 t fired, 428 attempts, .
67 EF EXCL 51/590 1/32 Szymanski-PT-b02-CTLFireability-09 54295 m, 1064 m/sec, 138226 t fired, .

Time elapsed: 107 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 98/1700 0/5 Szymanski-PT-b02-CTLFireability-07 101783 t fired, 806 attempts, .
58 EF STEQ 98/1102 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 97/1103 0/5 Szymanski-PT-b02-CTLFireability-09 103752 t fired, 459 attempts, .
67 EF EXCL 56/590 1/32 Szymanski-PT-b02-CTLFireability-09 59656 m, 1072 m/sec, 156815 t fired, .

Time elapsed: 112 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 103/1695 0/5 Szymanski-PT-b02-CTLFireability-07 106934 t fired, 846 attempts, .
58 EF STEQ 103/1097 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 102/1098 0/5 Szymanski-PT-b02-CTLFireability-09 109066 t fired, 486 attempts, .
67 EF EXCL 61/590 1/32 Szymanski-PT-b02-CTLFireability-09 65035 m, 1075 m/sec, 176017 t fired, .

Time elapsed: 117 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 108/1690 0/5 Szymanski-PT-b02-CTLFireability-07 112138 t fired, 881 attempts, .
58 EF STEQ 108/1092 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 107/1093 0/5 Szymanski-PT-b02-CTLFireability-09 114446 t fired, 501 attempts, .
67 EF EXCL 66/590 1/32 Szymanski-PT-b02-CTLFireability-09 70442 m, 1081 m/sec, 194018 t fired, .

Time elapsed: 122 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 113/1685 0/5 Szymanski-PT-b02-CTLFireability-07 117342 t fired, 909 attempts, .
58 EF STEQ 113/1087 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 112/1088 0/5 Szymanski-PT-b02-CTLFireability-09 119801 t fired, 533 attempts, .
67 EF EXCL 71/590 1/32 Szymanski-PT-b02-CTLFireability-09 75801 m, 1071 m/sec, 213212 t fired, .

Time elapsed: 127 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 118/1680 0/5 Szymanski-PT-b02-CTLFireability-07 122581 t fired, 948 attempts, .
58 EF STEQ 118/1082 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 117/1083 0/5 Szymanski-PT-b02-CTLFireability-09 125218 t fired, 568 attempts, .
67 EF EXCL 76/590 1/32 Szymanski-PT-b02-CTLFireability-09 81093 m, 1058 m/sec, 233126 t fired, .

Time elapsed: 132 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 123/1675 0/5 Szymanski-PT-b02-CTLFireability-07 127837 t fired, 982 attempts, .
58 EF STEQ 123/1077 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 122/1078 0/5 Szymanski-PT-b02-CTLFireability-09 130648 t fired, 594 attempts, .
67 EF EXCL 81/590 1/32 Szymanski-PT-b02-CTLFireability-09 86465 m, 1074 m/sec, 253899 t fired, .

Time elapsed: 137 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 128/1670 0/5 Szymanski-PT-b02-CTLFireability-07 133086 t fired, 1017 attempts, .
58 EF STEQ 128/1072 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 127/1073 0/5 Szymanski-PT-b02-CTLFireability-09 136040 t fired, 611 attempts, .
67 EF EXCL 86/590 1/32 Szymanski-PT-b02-CTLFireability-09 91808 m, 1068 m/sec, 274860 t fired, .

Time elapsed: 142 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 133/1665 0/5 Szymanski-PT-b02-CTLFireability-07 138332 t fired, 1053 attempts, .
58 EF STEQ 133/1067 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 132/1068 0/5 Szymanski-PT-b02-CTLFireability-09 141445 t fired, 640 attempts, .
67 EF EXCL 91/590 1/32 Szymanski-PT-b02-CTLFireability-09 97197 m, 1077 m/sec, 296867 t fired, .

Time elapsed: 147 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 138/1660 0/5 Szymanski-PT-b02-CTLFireability-07 143575 t fired, 1092 attempts, .
58 EF STEQ 138/1062 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 137/1063 0/5 Szymanski-PT-b02-CTLFireability-09 146858 t fired, 660 attempts, .
67 EF EXCL 96/590 1/32 Szymanski-PT-b02-CTLFireability-09 102537 m, 1068 m/sec, 318866 t fired, .

Time elapsed: 152 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 143/1655 0/5 Szymanski-PT-b02-CTLFireability-07 148841 t fired, 1133 attempts, .
58 EF STEQ 143/1057 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 142/1058 0/5 Szymanski-PT-b02-CTLFireability-09 152280 t fired, 688 attempts, .
67 EF EXCL 101/590 1/32 Szymanski-PT-b02-CTLFireability-09 107895 m, 1071 m/sec, 340351 t fired, .

Time elapsed: 157 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 148/1650 0/5 Szymanski-PT-b02-CTLFireability-07 154096 t fired, 1166 attempts, .
58 EF STEQ 148/1052 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 147/1053 0/5 Szymanski-PT-b02-CTLFireability-09 157686 t fired, 725 attempts, .
67 EF EXCL 106/590 1/32 Szymanski-PT-b02-CTLFireability-09 113224 m, 1065 m/sec, 361796 t fired, .

Time elapsed: 162 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 153/1645 0/5 Szymanski-PT-b02-CTLFireability-07 159337 t fired, 1204 attempts, .
58 EF STEQ 153/1047 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 152/1048 0/5 Szymanski-PT-b02-CTLFireability-09 163103 t fired, 749 attempts, .
67 EF EXCL 111/590 1/32 Szymanski-PT-b02-CTLFireability-09 118711 m, 1097 m/sec, 385552 t fired, .

Time elapsed: 167 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 158/1640 0/5 Szymanski-PT-b02-CTLFireability-07 164568 t fired, 1250 attempts, .
58 EF STEQ 158/1042 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 157/1043 0/5 Szymanski-PT-b02-CTLFireability-09 168506 t fired, 768 attempts, .
67 EF EXCL 116/590 1/32 Szymanski-PT-b02-CTLFireability-09 124040 m, 1065 m/sec, 406873 t fired, .

Time elapsed: 172 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 163/1635 0/5 Szymanski-PT-b02-CTLFireability-07 169824 t fired, 1283 attempts, .
58 EF STEQ 163/1037 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 162/1038 0/5 Szymanski-PT-b02-CTLFireability-09 173922 t fired, 798 attempts, .
67 EF EXCL 121/590 1/32 Szymanski-PT-b02-CTLFireability-09 129368 m, 1065 m/sec, 427787 t fired, .

Time elapsed: 177 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 168/1630 0/5 Szymanski-PT-b02-CTLFireability-07 175069 t fired, 1317 attempts, .
58 EF STEQ 168/1032 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 167/1033 0/5 Szymanski-PT-b02-CTLFireability-09 179329 t fired, 832 attempts, .
67 EF EXCL 126/590 1/32 Szymanski-PT-b02-CTLFireability-09 134758 m, 1078 m/sec, 452603 t fired, .

Time elapsed: 182 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 173/1625 0/5 Szymanski-PT-b02-CTLFireability-07 180324 t fired, 1353 attempts, .
58 EF STEQ 173/1027 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 172/1028 0/5 Szymanski-PT-b02-CTLFireability-09 184735 t fired, 861 attempts, .
67 EF EXCL 131/590 1/32 Szymanski-PT-b02-CTLFireability-09 140017 m, 1051 m/sec, 478524 t fired, .

Time elapsed: 187 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 178/1620 0/5 Szymanski-PT-b02-CTLFireability-07 185573 t fired, 1385 attempts, .
58 EF STEQ 178/1022 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 177/1023 0/5 Szymanski-PT-b02-CTLFireability-09 190109 t fired, 888 attempts, .
67 EF EXCL 136/590 1/32 Szymanski-PT-b02-CTLFireability-09 145318 m, 1060 m/sec, 507968 t fired, .

Time elapsed: 192 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 183/1615 0/5 Szymanski-PT-b02-CTLFireability-07 190817 t fired, 1423 attempts, .
58 EF STEQ 183/1017 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 182/1018 0/5 Szymanski-PT-b02-CTLFireability-09 195542 t fired, 907 attempts, .
67 EF EXCL 141/590 1/32 Szymanski-PT-b02-CTLFireability-09 150327 m, 1001 m/sec, 584952 t fired, .

Time elapsed: 197 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 188/1610 0/5 Szymanski-PT-b02-CTLFireability-07 196081 t fired, 1456 attempts, .
58 EF STEQ 188/1012 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 187/1013 0/5 Szymanski-PT-b02-CTLFireability-09 200942 t fired, 944 attempts, .
67 EF EXCL 146/590 1/32 Szymanski-PT-b02-CTLFireability-09 155626 m, 1059 m/sec, 606912 t fired, .

Time elapsed: 202 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 193/1605 0/5 Szymanski-PT-b02-CTLFireability-07 201333 t fired, 1478 attempts, .
58 EF STEQ 193/1007 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 192/1008 0/5 Szymanski-PT-b02-CTLFireability-09 206363 t fired, 970 attempts, .
67 EF EXCL 151/590 1/32 Szymanski-PT-b02-CTLFireability-09 160189 m, 912 m/sec, 629360 t fired, .

Time elapsed: 207 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 198/1600 0/5 Szymanski-PT-b02-CTLFireability-07 206559 t fired, 1515 attempts, .
58 EF STEQ 198/1002 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 197/1003 0/5 Szymanski-PT-b02-CTLFireability-09 211731 t fired, 1000 attempts, .
67 EF EXCL 156/590 1/32 Szymanski-PT-b02-CTLFireability-09 164726 m, 907 m/sec, 645237 t fired, .

Time elapsed: 212 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 203/1595 0/5 Szymanski-PT-b02-CTLFireability-07 211786 t fired, 1544 attempts, .
58 EF STEQ 203/997 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 202/998 0/5 Szymanski-PT-b02-CTLFireability-09 217123 t fired, 1027 attempts, .
67 EF EXCL 161/590 1/32 Szymanski-PT-b02-CTLFireability-09 170121 m, 1079 m/sec, 664388 t fired, .

Time elapsed: 217 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 208/1590 0/5 Szymanski-PT-b02-CTLFireability-07 217024 t fired, 1571 attempts, .
58 EF STEQ 208/992 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 207/993 0/5 Szymanski-PT-b02-CTLFireability-09 222520 t fired, 1047 attempts, .
67 EF EXCL 166/590 1/32 Szymanski-PT-b02-CTLFireability-09 175373 m, 1050 m/sec, 681232 t fired, .

Time elapsed: 222 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 213/1585 0/5 Szymanski-PT-b02-CTLFireability-07 222234 t fired, 1617 attempts, .
58 EF STEQ 213/987 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 212/988 0/5 Szymanski-PT-b02-CTLFireability-09 227951 t fired, 1074 attempts, .
67 EF EXCL 171/590 1/32 Szymanski-PT-b02-CTLFireability-09 180407 m, 1006 m/sec, 699177 t fired, .

Time elapsed: 227 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 218/1580 0/5 Szymanski-PT-b02-CTLFireability-07 227459 t fired, 1652 attempts, .
58 EF STEQ 218/982 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
63 EF FNDP 217/983 0/5 Szymanski-PT-b02-CTLFireability-09 233350 t fired, 1110 attempts, .
67 EF EXCL 176/590 1/32 Szymanski-PT-b02-CTLFireability-09 185555 m, 1029 m/sec, 717845 t fired, .

Time elapsed: 232 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
lola: FINISHED task # 67 (type EXCL) for Szymanski-PT-b02-CTLFireability-09
lola: result : true
lola: markings : 185728
lola: fired transitions : 718442
lola: time used : 176.000000
lola: memory pages used : 1
lola: CANCELED task # 63 (type FNDP) for Szymanski-PT-b02-CTLFireability-09 (obsolete)
lola: LAUNCH task # 65 (type EXCL) for 45 Szymanski-PT-b02-CTLFireability-13
lola: time limit : 842 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 62 (type FNDP) for 45 Szymanski-PT-b02-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 63 (type FNDP) for Szymanski-PT-b02-CTLFireability-09
lola: result : unknown
lola: fired transitions : 233534
lola: tried executions : 1112
lola: time used : 217.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 223/3368 0/5 Szymanski-PT-b02-CTLFireability-07 232717 t fired, 1690 attempts, .
58 EF STEQ 223/1575 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 5/1684 0/5 Szymanski-PT-b02-CTLFireability-13 5395 t fired, 27 attempts, .
65 EF EXCL 5/842 1/32 Szymanski-PT-b02-CTLFireability-13 5352 m, 1070 m/sec, 10940 t fired, .

Time elapsed: 237 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 228/3363 0/5 Szymanski-PT-b02-CTLFireability-07 237951 t fired, 1717 attempts, .
58 EF STEQ 228/1570 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 10/1679 0/5 Szymanski-PT-b02-CTLFireability-13 10972 t fired, 65 attempts, .
65 EF EXCL 10/842 1/32 Szymanski-PT-b02-CTLFireability-13 10951 m, 1119 m/sec, 22752 t fired, .

Time elapsed: 242 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 233/3358 0/5 Szymanski-PT-b02-CTLFireability-07 243197 t fired, 1752 attempts, .
58 EF STEQ 233/1565 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 15/1674 0/5 Szymanski-PT-b02-CTLFireability-13 16551 t fired, 103 attempts, .
65 EF EXCL 15/842 1/32 Szymanski-PT-b02-CTLFireability-13 16472 m, 1104 m/sec, 33571 t fired, .

Time elapsed: 247 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 238/3353 0/5 Szymanski-PT-b02-CTLFireability-07 248307 t fired, 1788 attempts, .
58 EF STEQ 238/1560 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 20/1669 0/5 Szymanski-PT-b02-CTLFireability-13 22139 t fired, 144 attempts, .
65 EF EXCL 20/842 1/32 Szymanski-PT-b02-CTLFireability-13 21987 m, 1103 m/sec, 45246 t fired, .

Time elapsed: 252 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 243/3348 0/5 Szymanski-PT-b02-CTLFireability-07 253570 t fired, 1822 attempts, .
58 EF STEQ 243/1555 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 25/1664 0/5 Szymanski-PT-b02-CTLFireability-13 27583 t fired, 176 attempts, .
65 EF EXCL 25/842 1/32 Szymanski-PT-b02-CTLFireability-13 27396 m, 1081 m/sec, 58236 t fired, .

Time elapsed: 257 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 248/3343 0/5 Szymanski-PT-b02-CTLFireability-07 258815 t fired, 1858 attempts, .
58 EF STEQ 248/1550 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 30/1659 0/5 Szymanski-PT-b02-CTLFireability-13 33039 t fired, 212 attempts, .
65 EF EXCL 30/842 1/32 Szymanski-PT-b02-CTLFireability-13 32790 m, 1078 m/sec, 72173 t fired, .

Time elapsed: 262 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 253/3338 0/5 Szymanski-PT-b02-CTLFireability-07 264034 t fired, 1893 attempts, .
58 EF STEQ 253/1545 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 35/1654 0/5 Szymanski-PT-b02-CTLFireability-13 38548 t fired, 253 attempts, .
65 EF EXCL 35/842 1/32 Szymanski-PT-b02-CTLFireability-13 38258 m, 1093 m/sec, 88973 t fired, .

Time elapsed: 267 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 258/3333 0/5 Szymanski-PT-b02-CTLFireability-07 269267 t fired, 1925 attempts, .
58 EF STEQ 258/1540 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 40/1649 0/5 Szymanski-PT-b02-CTLFireability-13 44118 t fired, 290 attempts, .
65 EF EXCL 40/842 1/32 Szymanski-PT-b02-CTLFireability-13 43750 m, 1098 m/sec, 106447 t fired, .

Time elapsed: 272 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 263/3328 0/5 Szymanski-PT-b02-CTLFireability-07 274505 t fired, 1961 attempts, .
58 EF STEQ 263/1535 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 45/1644 0/5 Szymanski-PT-b02-CTLFireability-13 49642 t fired, 322 attempts, .
65 EF EXCL 45/842 1/32 Szymanski-PT-b02-CTLFireability-13 49223 m, 1094 m/sec, 124540 t fired, .

Time elapsed: 277 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 268/3323 0/5 Szymanski-PT-b02-CTLFireability-07 279764 t fired, 1995 attempts, .
58 EF STEQ 268/1530 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 50/1639 0/5 Szymanski-PT-b02-CTLFireability-13 55183 t fired, 353 attempts, .
65 EF EXCL 50/842 1/32 Szymanski-PT-b02-CTLFireability-13 54707 m, 1096 m/sec, 142850 t fired, .

Time elapsed: 282 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 273/3318 0/5 Szymanski-PT-b02-CTLFireability-07 285003 t fired, 2030 attempts, .
58 EF STEQ 273/1525 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 55/1634 0/5 Szymanski-PT-b02-CTLFireability-13 60739 t fired, 392 attempts, .
65 EF EXCL 55/842 1/32 Szymanski-PT-b02-CTLFireability-13 60202 m, 1099 m/sec, 161687 t fired, .

Time elapsed: 287 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 278/3313 0/5 Szymanski-PT-b02-CTLFireability-07 290224 t fired, 2065 attempts, .
58 EF STEQ 278/1520 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 60/1629 0/5 Szymanski-PT-b02-CTLFireability-13 66337 t fired, 433 attempts, .
65 EF EXCL 60/842 1/32 Szymanski-PT-b02-CTLFireability-13 65694 m, 1098 m/sec, 181048 t fired, .

Time elapsed: 292 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 283/3308 0/5 Szymanski-PT-b02-CTLFireability-07 295467 t fired, 2085 attempts, .
58 EF STEQ 283/1515 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 65/1624 0/5 Szymanski-PT-b02-CTLFireability-13 71902 t fired, 469 attempts, .
65 EF EXCL 65/842 1/32 Szymanski-PT-b02-CTLFireability-13 71235 m, 1108 m/sec, 202334 t fired, .

Time elapsed: 297 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 288/3303 0/5 Szymanski-PT-b02-CTLFireability-07 300388 t fired, 2118 attempts, .
58 EF STEQ 288/1510 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 70/1619 0/5 Szymanski-PT-b02-CTLFireability-13 77387 t fired, 502 attempts, .
65 EF EXCL 70/842 1/32 Szymanski-PT-b02-CTLFireability-13 76631 m, 1079 m/sec, 222354 t fired, .

Time elapsed: 302 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 293/3298 0/5 Szymanski-PT-b02-CTLFireability-07 305624 t fired, 2149 attempts, .
58 EF STEQ 293/1505 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 75/1614 0/5 Szymanski-PT-b02-CTLFireability-13 82849 t fired, 542 attempts, .
65 EF EXCL 75/842 1/32 Szymanski-PT-b02-CTLFireability-13 82031 m, 1080 m/sec, 243827 t fired, .

Time elapsed: 307 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 298/3293 0/5 Szymanski-PT-b02-CTLFireability-07 310874 t fired, 2172 attempts, .
58 EF STEQ 298/1500 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 80/1609 0/5 Szymanski-PT-b02-CTLFireability-13 88380 t fired, 575 attempts, .
65 EF EXCL 80/842 1/32 Szymanski-PT-b02-CTLFireability-13 87497 m, 1093 m/sec, 263115 t fired, .

Time elapsed: 312 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 303/3288 0/5 Szymanski-PT-b02-CTLFireability-07 316135 t fired, 2212 attempts, .
58 EF STEQ 303/1495 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 85/1604 0/5 Szymanski-PT-b02-CTLFireability-13 93890 t fired, 614 attempts, .
65 EF EXCL 85/842 1/32 Szymanski-PT-b02-CTLFireability-13 92969 m, 1094 m/sec, 283741 t fired, .

Time elapsed: 317 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 308/3283 0/5 Szymanski-PT-b02-CTLFireability-07 321381 t fired, 2249 attempts, .
58 EF STEQ 308/1490 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 90/1599 0/5 Szymanski-PT-b02-CTLFireability-13 99417 t fired, 645 attempts, .
65 EF EXCL 90/842 1/32 Szymanski-PT-b02-CTLFireability-13 98495 m, 1105 m/sec, 304286 t fired, .

Time elapsed: 322 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 313/3278 0/5 Szymanski-PT-b02-CTLFireability-07 326676 t fired, 2277 attempts, .
58 EF STEQ 313/1485 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 95/1594 0/5 Szymanski-PT-b02-CTLFireability-13 104948 t fired, 680 attempts, .
65 EF EXCL 95/842 1/32 Szymanski-PT-b02-CTLFireability-13 103977 m, 1096 m/sec, 323350 t fired, .

Time elapsed: 327 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 318/3273 0/5 Szymanski-PT-b02-CTLFireability-07 331925 t fired, 2315 attempts, .
58 EF STEQ 318/1480 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 100/1589 0/5 Szymanski-PT-b02-CTLFireability-13 110464 t fired, 720 attempts, .
65 EF EXCL 100/842 1/32 Szymanski-PT-b02-CTLFireability-13 109452 m, 1095 m/sec, 343909 t fired, .

Time elapsed: 332 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 323/3268 0/5 Szymanski-PT-b02-CTLFireability-07 337194 t fired, 2358 attempts, .
58 EF STEQ 323/1475 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 105/1584 0/5 Szymanski-PT-b02-CTLFireability-13 116021 t fired, 758 attempts, .
65 EF EXCL 105/842 1/32 Szymanski-PT-b02-CTLFireability-13 115041 m, 1117 m/sec, 364309 t fired, .

Time elapsed: 337 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 328/3263 0/5 Szymanski-PT-b02-CTLFireability-07 342411 t fired, 2399 attempts, .
58 EF STEQ 328/1470 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 110/1579 0/5 Szymanski-PT-b02-CTLFireability-13 121555 t fired, 792 attempts, .
65 EF EXCL 110/842 1/32 Szymanski-PT-b02-CTLFireability-13 120544 m, 1100 m/sec, 385744 t fired, .

Time elapsed: 342 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 333/3258 0/5 Szymanski-PT-b02-CTLFireability-07 347637 t fired, 2430 attempts, .
58 EF STEQ 333/1465 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 115/1574 0/5 Szymanski-PT-b02-CTLFireability-13 127087 t fired, 830 attempts, .
65 EF EXCL 115/842 1/32 Szymanski-PT-b02-CTLFireability-13 126117 m, 1114 m/sec, 408567 t fired, .

Time elapsed: 347 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 338/3253 0/5 Szymanski-PT-b02-CTLFireability-07 352849 t fired, 2470 attempts, .
58 EF STEQ 338/1460 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 120/1569 0/5 Szymanski-PT-b02-CTLFireability-13 132600 t fired, 859 attempts, .
65 EF EXCL 120/842 1/32 Szymanski-PT-b02-CTLFireability-13 131497 m, 1076 m/sec, 430604 t fired, .

Time elapsed: 352 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 343/3248 0/5 Szymanski-PT-b02-CTLFireability-07 358130 t fired, 2499 attempts, .
58 EF STEQ 343/1455 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 125/1564 0/5 Szymanski-PT-b02-CTLFireability-13 138130 t fired, 906 attempts, .
65 EF EXCL 125/842 1/32 Szymanski-PT-b02-CTLFireability-13 136935 m, 1087 m/sec, 457993 t fired, .

Time elapsed: 357 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 348/3243 0/5 Szymanski-PT-b02-CTLFireability-07 363390 t fired, 2541 attempts, .
58 EF STEQ 348/1450 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 130/1559 0/5 Szymanski-PT-b02-CTLFireability-13 143655 t fired, 940 attempts, .
65 EF EXCL 130/842 1/32 Szymanski-PT-b02-CTLFireability-13 142241 m, 1061 m/sec, 488478 t fired, .

Time elapsed: 362 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 353/3238 0/5 Szymanski-PT-b02-CTLFireability-07 368690 t fired, 2562 attempts, .
58 EF STEQ 353/1445 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 135/1554 0/5 Szymanski-PT-b02-CTLFireability-13 149216 t fired, 972 attempts, .
65 EF EXCL 135/842 1/32 Szymanski-PT-b02-CTLFireability-13 147548 m, 1061 m/sec, 530116 t fired, .

Time elapsed: 367 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 358/3233 0/5 Szymanski-PT-b02-CTLFireability-07 373942 t fired, 2597 attempts, .
58 EF STEQ 358/1440 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 140/1549 0/5 Szymanski-PT-b02-CTLFireability-13 154747 t fired, 1015 attempts, .
65 EF EXCL 140/842 1/32 Szymanski-PT-b02-CTLFireability-13 152745 m, 1039 m/sec, 591271 t fired, .

Time elapsed: 372 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 363/3228 0/5 Szymanski-PT-b02-CTLFireability-07 379233 t fired, 2632 attempts, .
58 EF STEQ 363/1435 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 145/1544 0/5 Szymanski-PT-b02-CTLFireability-13 160284 t fired, 1049 attempts, .
65 EF EXCL 145/842 1/32 Szymanski-PT-b02-CTLFireability-13 158272 m, 1105 m/sec, 612108 t fired, .

Time elapsed: 377 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 368/3223 0/5 Szymanski-PT-b02-CTLFireability-07 384509 t fired, 2668 attempts, .
58 EF STEQ 368/1430 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 150/1539 0/5 Szymanski-PT-b02-CTLFireability-13 165795 t fired, 1089 attempts, .
65 EF EXCL 150/842 1/32 Szymanski-PT-b02-CTLFireability-13 163950 m, 1135 m/sec, 635545 t fired, .

Time elapsed: 382 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 373/3218 0/5 Szymanski-PT-b02-CTLFireability-07 389781 t fired, 2704 attempts, .
58 EF STEQ 373/1425 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 155/1534 0/5 Szymanski-PT-b02-CTLFireability-13 171324 t fired, 1125 attempts, .
65 EF EXCL 155/842 1/32 Szymanski-PT-b02-CTLFireability-13 169380 m, 1086 m/sec, 656927 t fired, .

Time elapsed: 387 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 378/3213 0/5 Szymanski-PT-b02-CTLFireability-07 395036 t fired, 2752 attempts, .
58 EF STEQ 378/1420 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 160/1529 0/5 Szymanski-PT-b02-CTLFireability-13 176892 t fired, 1166 attempts, .
65 EF EXCL 160/842 1/32 Szymanski-PT-b02-CTLFireability-13 175008 m, 1125 m/sec, 674213 t fired, .

Time elapsed: 392 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 2 0 3 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 2 2 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 383/3208 0/5 Szymanski-PT-b02-CTLFireability-07 400320 t fired, 2793 attempts, .
58 EF STEQ 383/1415 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
62 EF FNDP 165/1524 0/5 Szymanski-PT-b02-CTLFireability-13 182409 t fired, 1202 attempts, .
65 EF EXCL 165/842 1/32 Szymanski-PT-b02-CTLFireability-13 180124 m, 1023 m/sec, 692612 t fired, .

Time elapsed: 397 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
lola: FINISHED task # 65 (type EXCL) for Szymanski-PT-b02-CTLFireability-13
lola: result : true
lola: markings : 185005
lola: fired transitions : 710609
lola: time used : 169.000000
lola: memory pages used : 1
lola: CANCELED task # 62 (type FNDP) for Szymanski-PT-b02-CTLFireability-13 (obsolete)
lola: LAUNCH task # 59 (type EXCL) for 22 Szymanski-PT-b02-CTLFireability-07
lola: time limit : 1066 sec
lola: memory limit: 32 pages
lola: FINISHED task # 62 (type FNDP) for Szymanski-PT-b02-CTLFireability-13
lola: result : unknown
lola: fired transitions : 187684
lola: tried executions : 1244
lola: time used : 169.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 388/3586 0/5 Szymanski-PT-b02-CTLFireability-07 405574 t fired, 2831 attempts, .
58 EF STEQ 388/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 1/1066 1/32 Szymanski-PT-b02-CTLFireability-07 196 m, 39 m/sec, 197 t fired, .

Time elapsed: 402 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 393/3586 0/5 Szymanski-PT-b02-CTLFireability-07 410849 t fired, 2863 attempts, .
58 EF STEQ 393/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 6/1066 1/32 Szymanski-PT-b02-CTLFireability-07 5524 m, 1065 m/sec, 10572 t fired, .

Time elapsed: 407 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 398/3586 0/5 Szymanski-PT-b02-CTLFireability-07 416049 t fired, 2906 attempts, .
58 EF STEQ 398/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 11/1066 1/32 Szymanski-PT-b02-CTLFireability-07 10835 m, 1062 m/sec, 21278 t fired, .

Time elapsed: 412 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 403/3586 0/5 Szymanski-PT-b02-CTLFireability-07 421349 t fired, 2933 attempts, .
58 EF STEQ 403/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 16/1066 1/32 Szymanski-PT-b02-CTLFireability-07 16145 m, 1062 m/sec, 31829 t fired, .

Time elapsed: 417 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 408/3586 0/5 Szymanski-PT-b02-CTLFireability-07 426589 t fired, 2982 attempts, .
58 EF STEQ 408/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 21/1066 1/32 Szymanski-PT-b02-CTLFireability-07 21514 m, 1073 m/sec, 44810 t fired, .

Time elapsed: 422 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 413/3586 0/5 Szymanski-PT-b02-CTLFireability-07 431853 t fired, 3015 attempts, .
58 EF STEQ 413/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 26/1066 1/32 Szymanski-PT-b02-CTLFireability-07 26850 m, 1067 m/sec, 57182 t fired, .

Time elapsed: 427 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 418/3586 0/5 Szymanski-PT-b02-CTLFireability-07 437143 t fired, 3044 attempts, .
58 EF STEQ 418/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 31/1066 1/32 Szymanski-PT-b02-CTLFireability-07 32214 m, 1072 m/sec, 73111 t fired, .

Time elapsed: 432 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 423/3586 0/5 Szymanski-PT-b02-CTLFireability-07 442413 t fired, 3083 attempts, .
58 EF STEQ 423/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 36/1066 1/32 Szymanski-PT-b02-CTLFireability-07 37556 m, 1068 m/sec, 87605 t fired, .

Time elapsed: 437 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 428/3586 0/5 Szymanski-PT-b02-CTLFireability-07 447673 t fired, 3113 attempts, .
58 EF STEQ 428/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 41/1066 1/32 Szymanski-PT-b02-CTLFireability-07 42971 m, 1083 m/sec, 105283 t fired, .

Time elapsed: 442 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 433/3586 0/5 Szymanski-PT-b02-CTLFireability-07 452966 t fired, 3139 attempts, .
58 EF STEQ 433/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 46/1066 1/32 Szymanski-PT-b02-CTLFireability-07 48408 m, 1087 m/sec, 122996 t fired, .

Time elapsed: 447 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 438/3586 0/5 Szymanski-PT-b02-CTLFireability-07 458252 t fired, 3159 attempts, .
58 EF STEQ 438/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 51/1066 1/32 Szymanski-PT-b02-CTLFireability-07 53770 m, 1072 m/sec, 140101 t fired, .

Time elapsed: 452 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 443/3586 0/5 Szymanski-PT-b02-CTLFireability-07 463456 t fired, 3198 attempts, .
58 EF STEQ 443/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 56/1066 1/32 Szymanski-PT-b02-CTLFireability-07 58896 m, 1025 m/sec, 157396 t fired, .

Time elapsed: 457 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 448/3586 0/5 Szymanski-PT-b02-CTLFireability-07 468647 t fired, 3230 attempts, .
58 EF STEQ 448/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 61/1066 1/32 Szymanski-PT-b02-CTLFireability-07 64121 m, 1045 m/sec, 175623 t fired, .

Time elapsed: 462 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 453/3586 0/5 Szymanski-PT-b02-CTLFireability-07 473784 t fired, 3260 attempts, .
58 EF STEQ 453/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 66/1066 1/32 Szymanski-PT-b02-CTLFireability-07 69330 m, 1041 m/sec, 195120 t fired, .

Time elapsed: 467 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 458/3586 0/5 Szymanski-PT-b02-CTLFireability-07 478976 t fired, 3295 attempts, .
58 EF STEQ 458/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 71/1066 1/32 Szymanski-PT-b02-CTLFireability-07 74516 m, 1037 m/sec, 213727 t fired, .

Time elapsed: 472 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 463/3586 0/5 Szymanski-PT-b02-CTLFireability-07 484132 t fired, 3320 attempts, .
58 EF STEQ 463/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 76/1066 1/32 Szymanski-PT-b02-CTLFireability-07 79739 m, 1044 m/sec, 234293 t fired, .

Time elapsed: 477 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 468/3586 0/5 Szymanski-PT-b02-CTLFireability-07 489301 t fired, 3359 attempts, .
58 EF STEQ 468/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 81/1066 1/32 Szymanski-PT-b02-CTLFireability-07 84830 m, 1018 m/sec, 255032 t fired, .

Time elapsed: 482 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 473/3586 0/5 Szymanski-PT-b02-CTLFireability-07 494422 t fired, 3389 attempts, .
58 EF STEQ 473/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 86/1066 1/32 Szymanski-PT-b02-CTLFireability-07 89976 m, 1029 m/sec, 275209 t fired, .

Time elapsed: 487 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 478/3586 0/5 Szymanski-PT-b02-CTLFireability-07 499444 t fired, 3423 attempts, .
58 EF STEQ 478/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 91/1066 1/32 Szymanski-PT-b02-CTLFireability-07 94899 m, 984 m/sec, 292133 t fired, .

Time elapsed: 492 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 483/3586 0/5 Szymanski-PT-b02-CTLFireability-07 504402 t fired, 3454 attempts, .
58 EF STEQ 483/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 96/1066 1/32 Szymanski-PT-b02-CTLFireability-07 99787 m, 977 m/sec, 311694 t fired, .

Time elapsed: 497 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 488/3586 0/5 Szymanski-PT-b02-CTLFireability-07 509380 t fired, 3473 attempts, .
58 EF STEQ 488/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 101/1066 1/32 Szymanski-PT-b02-CTLFireability-07 104752 m, 993 m/sec, 328326 t fired, .

Time elapsed: 502 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 493/3586 0/5 Szymanski-PT-b02-CTLFireability-07 514364 t fired, 3505 attempts, .
58 EF STEQ 493/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 106/1066 1/32 Szymanski-PT-b02-CTLFireability-07 109703 m, 990 m/sec, 346692 t fired, .

Time elapsed: 507 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 498/3586 0/5 Szymanski-PT-b02-CTLFireability-07 519518 t fired, 3537 attempts, .
58 EF STEQ 498/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 111/1066 1/32 Szymanski-PT-b02-CTLFireability-07 114823 m, 1024 m/sec, 366527 t fired, .

Time elapsed: 512 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 503/3586 0/5 Szymanski-PT-b02-CTLFireability-07 524691 t fired, 3559 attempts, .
58 EF STEQ 503/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 116/1066 1/32 Szymanski-PT-b02-CTLFireability-07 119901 m, 1015 m/sec, 385937 t fired, .

Time elapsed: 517 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 508/3586 0/5 Szymanski-PT-b02-CTLFireability-07 529816 t fired, 3585 attempts, .
58 EF STEQ 508/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 121/1066 1/32 Szymanski-PT-b02-CTLFireability-07 125123 m, 1044 m/sec, 407477 t fired, .

Time elapsed: 522 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 513/3586 0/5 Szymanski-PT-b02-CTLFireability-07 535040 t fired, 3610 attempts, .
58 EF STEQ 513/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 126/1066 1/32 Szymanski-PT-b02-CTLFireability-07 130365 m, 1048 m/sec, 429519 t fired, .

Time elapsed: 527 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 518/3586 0/5 Szymanski-PT-b02-CTLFireability-07 540236 t fired, 3640 attempts, .
58 EF STEQ 518/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 131/1066 1/32 Szymanski-PT-b02-CTLFireability-07 135360 m, 999 m/sec, 452079 t fired, .

Time elapsed: 532 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 523/3586 0/5 Szymanski-PT-b02-CTLFireability-07 545424 t fired, 3670 attempts, .
58 EF STEQ 523/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 136/1066 1/32 Szymanski-PT-b02-CTLFireability-07 140479 m, 1023 m/sec, 477438 t fired, .

Time elapsed: 537 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 528/3586 0/5 Szymanski-PT-b02-CTLFireability-07 550618 t fired, 3701 attempts, .
58 EF STEQ 528/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 141/1066 1/32 Szymanski-PT-b02-CTLFireability-07 145685 m, 1041 m/sec, 512769 t fired, .

Time elapsed: 542 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 533/3586 0/5 Szymanski-PT-b02-CTLFireability-07 555844 t fired, 3741 attempts, .
58 EF STEQ 533/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 146/1066 1/32 Szymanski-PT-b02-CTLFireability-07 150768 m, 1016 m/sec, 596091 t fired, .

Time elapsed: 547 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 538/3586 0/5 Szymanski-PT-b02-CTLFireability-07 561049 t fired, 3775 attempts, .
58 EF STEQ 538/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 151/1066 1/32 Szymanski-PT-b02-CTLFireability-07 155895 m, 1025 m/sec, 613948 t fired, .

Time elapsed: 552 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 543/3586 0/5 Szymanski-PT-b02-CTLFireability-07 566254 t fired, 3813 attempts, .
58 EF STEQ 543/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 156/1066 1/32 Szymanski-PT-b02-CTLFireability-07 161452 m, 1111 m/sec, 637543 t fired, .

Time elapsed: 557 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 548/3586 0/5 Szymanski-PT-b02-CTLFireability-07 571466 t fired, 3840 attempts, .
58 EF STEQ 548/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 161/1066 1/32 Szymanski-PT-b02-CTLFireability-07 166544 m, 1018 m/sec, 657751 t fired, .

Time elapsed: 562 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 553/3586 0/5 Szymanski-PT-b02-CTLFireability-07 576664 t fired, 3875 attempts, .
58 EF STEQ 553/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 166/1066 1/32 Szymanski-PT-b02-CTLFireability-07 172236 m, 1138 m/sec, 675464 t fired, .

Time elapsed: 567 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 558/3586 0/5 Szymanski-PT-b02-CTLFireability-07 581879 t fired, 3909 attempts, .
58 EF STEQ 558/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 171/1066 1/32 Szymanski-PT-b02-CTLFireability-07 177219 m, 996 m/sec, 692728 t fired, .

Time elapsed: 572 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 563/3586 0/5 Szymanski-PT-b02-CTLFireability-07 587094 t fired, 3945 attempts, .
58 EF STEQ 563/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 176/1066 1/32 Szymanski-PT-b02-CTLFireability-07 182245 m, 1005 m/sec, 711182 t fired, .

Time elapsed: 577 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 568/3586 0/5 Szymanski-PT-b02-CTLFireability-07 592306 t fired, 3976 attempts, .
58 EF STEQ 568/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 181/1066 1/32 Szymanski-PT-b02-CTLFireability-07 187227 m, 996 m/sec, 729725 t fired, .

Time elapsed: 582 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 573/3586 0/5 Szymanski-PT-b02-CTLFireability-07 597503 t fired, 4002 attempts, .
58 EF STEQ 573/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 186/1066 1/32 Szymanski-PT-b02-CTLFireability-07 192207 m, 996 m/sec, 747730 t fired, .

Time elapsed: 587 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 578/3586 0/5 Szymanski-PT-b02-CTLFireability-07 602728 t fired, 4029 attempts, .
58 EF STEQ 578/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 191/1066 1/32 Szymanski-PT-b02-CTLFireability-07 197127 m, 984 m/sec, 765628 t fired, .

Time elapsed: 592 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 583/3586 0/5 Szymanski-PT-b02-CTLFireability-07 607922 t fired, 4065 attempts, .
58 EF STEQ 583/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 196/1066 1/32 Szymanski-PT-b02-CTLFireability-07 202103 m, 995 m/sec, 783207 t fired, .

Time elapsed: 597 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 588/3586 0/5 Szymanski-PT-b02-CTLFireability-07 613084 t fired, 4090 attempts, .
58 EF STEQ 588/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 201/1066 1/32 Szymanski-PT-b02-CTLFireability-07 207075 m, 994 m/sec, 801899 t fired, .

Time elapsed: 602 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 1 3 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 593/3586 0/5 Szymanski-PT-b02-CTLFireability-07 618258 t fired, 4130 attempts, .
58 EF STEQ 593/3586 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
59 EF EXCL 206/1066 1/32 Szymanski-PT-b02-CTLFireability-07 212061 m, 997 m/sec, 820968 t fired, .

Time elapsed: 607 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
lola: FINISHED task # 59 (type EXCL) for Szymanski-PT-b02-CTLFireability-07
lola: result : true
lola: markings : 214693
lola: fired transitions : 829897
lola: time used : 208.000000
lola: memory pages used : 1
lola: CANCELED task # 57 (type FNDP) for Szymanski-PT-b02-CTLFireability-07 (obsolete)
lola: CANCELED task # 58 (type EQUN) for Szymanski-PT-b02-CTLFireability-07 (obsolete)
lola: LAUNCH task # 13 (type EXCL) for 12 Szymanski-PT-b02-CTLFireability-05
lola: time limit : 2991 sec
lola: memory limit: 32 pages
lola: FINISHED task # 57 (type FNDP) for Szymanski-PT-b02-CTLFireability-07
lola: result : unknown
lola: fired transitions : 620974
lola: tried executions : 4145
lola: time used : 595.000000
lola: memory pages used : 0
lola: FINISHED task # 58 (type EQUN) for Szymanski-PT-b02-CTLFireability-07
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 3/2991 1/32 Szymanski-PT-b02-CTLFireability-05 79845 m, 15969 m/sec, 485745 t fired, .

Time elapsed: 612 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 8/2991 2/32 Szymanski-PT-b02-CTLFireability-05 221426 m, 28316 m/sec, 1565070 t fired, .

Time elapsed: 617 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 14
lola: FINISHED task # 13 (type EXCL) for Szymanski-PT-b02-CTLFireability-05
lola: result : false
lola: markings : 247950
lola: fired transitions : 1743840
lola: time used : 9.000000
lola: memory pages used : 2
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker


Time elapsed: 618 secs. Pages in use: 2

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Szymanski-PT-b02"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Szymanski-PT-b02, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r487-tall-167912703100450"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Szymanski-PT-b02.tgz
mv Szymanski-PT-b02 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;