Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r487-tall-167912703000418.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Szymanski-PT-a06, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r487-tall-167912703000418
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 540K
-rw-r--r-- 1 mcc users 6.9K Feb 26 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 77K Feb 26 16:58 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 26 16:57 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K Feb 26 16:57 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:18 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 17:18 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 17:18 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 17:18 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 16:59 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 125K Feb 26 16:59 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.7K Feb 26 16:59 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 65K Feb 26 16:59 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:18 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:18 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 101K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Szymanski-PT-a06-CTLFireability-00
FORMULA_NAME Szymanski-PT-a06-CTLFireability-01
FORMULA_NAME Szymanski-PT-a06-CTLFireability-02
FORMULA_NAME Szymanski-PT-a06-CTLFireability-03
FORMULA_NAME Szymanski-PT-a06-CTLFireability-04
FORMULA_NAME Szymanski-PT-a06-CTLFireability-05
FORMULA_NAME Szymanski-PT-a06-CTLFireability-06
FORMULA_NAME Szymanski-PT-a06-CTLFireability-07
FORMULA_NAME Szymanski-PT-a06-CTLFireability-08
FORMULA_NAME Szymanski-PT-a06-CTLFireability-09
FORMULA_NAME Szymanski-PT-a06-CTLFireability-10
FORMULA_NAME Szymanski-PT-a06-CTLFireability-11
FORMULA_NAME Szymanski-PT-a06-CTLFireability-12
FORMULA_NAME Szymanski-PT-a06-CTLFireability-13
FORMULA_NAME Szymanski-PT-a06-CTLFireability-14
FORMULA_NAME Szymanski-PT-a06-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679187285044

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Szymanski-PT-a06
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 00:54:46] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 00:54:46] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 00:54:46] [INFO ] Load time of PNML (sax parser for PT used): 52 ms
[2023-03-19 00:54:46] [INFO ] Transformed 61 places.
[2023-03-19 00:54:46] [INFO ] Transformed 224 transitions.
[2023-03-19 00:54:46] [INFO ] Parsed PT model containing 61 places and 224 transitions and 900 arcs in 112 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Deduced a syphon composed of 12 places in 1 ms
Reduce places removed 12 places and 8 transitions.
Support contains 42 out of 49 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 49/49 places, 216/216 transitions.
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 47 transition count 216
Applied a total of 2 rules in 12 ms. Remains 47 /49 variables (removed 2) and now considering 216/216 (removed 0) transitions.
[2023-03-19 00:54:46] [INFO ] Flow matrix only has 79 transitions (discarded 137 similar events)
// Phase 1: matrix 79 rows 47 cols
[2023-03-19 00:54:46] [INFO ] Computed 1 place invariants in 9 ms
[2023-03-19 00:54:47] [INFO ] Implicit Places using invariants in 345 ms returned []
[2023-03-19 00:54:47] [INFO ] Flow matrix only has 79 transitions (discarded 137 similar events)
[2023-03-19 00:54:47] [INFO ] Invariant cache hit.
[2023-03-19 00:54:47] [INFO ] State equation strengthened by 9 read => feed constraints.
[2023-03-19 00:54:47] [INFO ] Implicit Places using invariants and state equation in 66 ms returned []
Implicit Place search using SMT with State Equation took 434 ms to find 0 implicit places.
[2023-03-19 00:54:47] [INFO ] Flow matrix only has 79 transitions (discarded 137 similar events)
[2023-03-19 00:54:47] [INFO ] Invariant cache hit.
[2023-03-19 00:54:47] [INFO ] Dead Transitions using invariants and state equation in 87 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 47/49 places, 216/216 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 536 ms. Remains : 47/49 places, 216/216 transitions.
Support contains 42 out of 47 places after structural reductions.
[2023-03-19 00:54:47] [INFO ] Flatten gal took : 36 ms
[2023-03-19 00:54:47] [INFO ] Flatten gal took : 16 ms
[2023-03-19 00:54:47] [INFO ] Input system was already deterministic with 216 transitions.
Incomplete random walk after 10002 steps, including 14 resets, run finished after 283 ms. (steps per millisecond=35 ) properties (out of 76) seen :47
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 29) seen :6
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 23) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 22) seen :0
Running SMT prover for 22 properties.
[2023-03-19 00:54:47] [INFO ] Flow matrix only has 79 transitions (discarded 137 similar events)
[2023-03-19 00:54:47] [INFO ] Invariant cache hit.
[2023-03-19 00:54:48] [INFO ] [Real]Absence check using 0 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-19 00:54:48] [INFO ] After 44ms SMT Verify possible using state equation in real domain returned unsat :3 sat :3 real:16
[2023-03-19 00:54:48] [INFO ] State equation strengthened by 9 read => feed constraints.
[2023-03-19 00:54:48] [INFO ] After 13ms SMT Verify possible using 9 Read/Feed constraints in real domain returned unsat :3 sat :0 real:19
[2023-03-19 00:54:48] [INFO ] After 148ms SMT Verify possible using all constraints in real domain returned unsat :3 sat :0 real:19
[2023-03-19 00:54:48] [INFO ] [Nat]Absence check using 0 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-19 00:54:48] [INFO ] After 96ms SMT Verify possible using state equation in natural domain returned unsat :4 sat :18
[2023-03-19 00:54:48] [INFO ] After 70ms SMT Verify possible using 9 Read/Feed constraints in natural domain returned unsat :4 sat :18
[2023-03-19 00:54:48] [INFO ] After 186ms SMT Verify possible using trap constraints in natural domain returned unsat :4 sat :18
Attempting to minimize the solution found.
Minimization took 79 ms.
[2023-03-19 00:54:48] [INFO ] After 445ms SMT Verify possible using all constraints in natural domain returned unsat :4 sat :18
Fused 22 Parikh solutions to 18 different solutions.
Parikh walk visited 0 properties in 106 ms.
Support contains 19 out of 47 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 47/47 places, 216/216 transitions.
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 47 transition count 215
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 3 place count 45 transition count 207
Iterating global reduction 1 with 2 rules applied. Total rules applied 5 place count 45 transition count 207
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 1 with 16 rules applied. Total rules applied 21 place count 45 transition count 191
Applied a total of 21 rules in 38 ms. Remains 45 /47 variables (removed 2) and now considering 191/216 (removed 25) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 38 ms. Remains : 45/47 places, 191/216 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 99 ms. (steps per millisecond=101 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 18) seen :0
Probabilistic random walk after 1000001 steps, saw 449383 distinct states, run finished after 1691 ms. (steps per millisecond=591 ) properties seen :17
Running SMT prover for 1 properties.
[2023-03-19 00:54:50] [INFO ] Flow matrix only has 72 transitions (discarded 119 similar events)
// Phase 1: matrix 72 rows 45 cols
[2023-03-19 00:54:50] [INFO ] Computed 1 place invariants in 5 ms
[2023-03-19 00:54:50] [INFO ] [Real]Absence check using 0 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-19 00:54:50] [INFO ] After 41ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 00:54:50] [INFO ] [Nat]Absence check using 0 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-19 00:54:50] [INFO ] After 18ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 00:54:50] [INFO ] State equation strengthened by 9 read => feed constraints.
[2023-03-19 00:54:50] [INFO ] After 4ms SMT Verify possible using 9 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-19 00:54:50] [INFO ] After 13ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 6 ms.
[2023-03-19 00:54:50] [INFO ] After 63ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 45 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 45/45 places, 191/191 transitions.
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 45 transition count 190
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 5 place count 41 transition count 174
Iterating global reduction 1 with 4 rules applied. Total rules applied 9 place count 41 transition count 174
Applied a total of 9 rules in 9 ms. Remains 41 /45 variables (removed 4) and now considering 174/191 (removed 17) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 9 ms. Remains : 41/45 places, 174/191 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=1250 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=1428 ) properties (out of 1) seen :0
Finished probabilistic random walk after 115285 steps, run visited all 1 properties in 156 ms. (steps per millisecond=739 )
Probabilistic random walk after 115285 steps, saw 55751 distinct states, run finished after 156 ms. (steps per millisecond=739 ) properties seen :1
Successfully simplified 4 atomic propositions for a total of 16 simplifications.
[2023-03-19 00:54:50] [INFO ] Flatten gal took : 10 ms
[2023-03-19 00:54:50] [INFO ] Flatten gal took : 11 ms
[2023-03-19 00:54:50] [INFO ] Input system was already deterministic with 216 transitions.
Computed a total of 9 stabilizing places and 36 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 45 transition count 208
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 45 transition count 208
Applied a total of 4 rules in 3 ms. Remains 45 /47 variables (removed 2) and now considering 208/216 (removed 8) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 45/47 places, 208/216 transitions.
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 8 ms
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 9 ms
[2023-03-19 00:54:51] [INFO ] Input system was already deterministic with 208 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 42 transition count 196
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 42 transition count 196
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 0 with 16 rules applied. Total rules applied 26 place count 42 transition count 180
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 28 place count 40 transition count 172
Iterating global reduction 0 with 2 rules applied. Total rules applied 30 place count 40 transition count 172
Applied a total of 30 rules in 18 ms. Remains 40 /47 variables (removed 7) and now considering 172/216 (removed 44) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 18 ms. Remains : 40/47 places, 172/216 transitions.
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 7 ms
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 8 ms
[2023-03-19 00:54:51] [INFO ] Input system was already deterministic with 172 transitions.
Incomplete random walk after 10003 steps, including 6 resets, run finished after 8 ms. (steps per millisecond=1250 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 5 resets, run finished after 6 ms. (steps per millisecond=1666 ) properties (out of 1) seen :0
Finished probabilistic random walk after 485 steps, run visited all 1 properties in 4 ms. (steps per millisecond=121 )
Probabilistic random walk after 485 steps, saw 344 distinct states, run finished after 4 ms. (steps per millisecond=121 ) properties seen :1
FORMULA Szymanski-PT-a06-CTLFireability-01 TRUE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 43 transition count 200
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 43 transition count 200
Drop transitions removed 12 transitions
Redundant transition composition rules discarded 12 transitions
Iterating global reduction 0 with 12 rules applied. Total rules applied 20 place count 43 transition count 188
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 21 place count 42 transition count 184
Iterating global reduction 0 with 1 rules applied. Total rules applied 22 place count 42 transition count 184
Applied a total of 22 rules in 15 ms. Remains 42 /47 variables (removed 5) and now considering 184/216 (removed 32) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 15 ms. Remains : 42/47 places, 184/216 transitions.
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 11 ms
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 7 ms
[2023-03-19 00:54:51] [INFO ] Input system was already deterministic with 184 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 42 transition count 196
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 42 transition count 196
Drop transitions removed 12 transitions
Redundant transition composition rules discarded 12 transitions
Iterating global reduction 0 with 12 rules applied. Total rules applied 22 place count 42 transition count 184
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 23 place count 41 transition count 180
Iterating global reduction 0 with 1 rules applied. Total rules applied 24 place count 41 transition count 180
Applied a total of 24 rules in 12 ms. Remains 41 /47 variables (removed 6) and now considering 180/216 (removed 36) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12 ms. Remains : 41/47 places, 180/216 transitions.
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 7 ms
[2023-03-19 00:54:51] [INFO ] Input system was already deterministic with 180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 42 transition count 196
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 42 transition count 196
Applied a total of 10 rules in 2 ms. Remains 42 /47 variables (removed 5) and now considering 196/216 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 42/47 places, 196/216 transitions.
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 7 ms
[2023-03-19 00:54:51] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 43 transition count 200
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 43 transition count 200
Applied a total of 8 rules in 1 ms. Remains 43 /47 variables (removed 4) and now considering 200/216 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 43/47 places, 200/216 transitions.
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 7 ms
[2023-03-19 00:54:51] [INFO ] Input system was already deterministic with 200 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 45 transition count 208
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 45 transition count 208
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 0 with 16 rules applied. Total rules applied 20 place count 45 transition count 192
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 21 place count 44 transition count 188
Iterating global reduction 0 with 1 rules applied. Total rules applied 22 place count 44 transition count 188
Applied a total of 22 rules in 11 ms. Remains 44 /47 variables (removed 3) and now considering 188/216 (removed 28) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 44/47 places, 188/216 transitions.
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 7 ms
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:54:51] [INFO ] Input system was already deterministic with 188 transitions.
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 45 transition count 208
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 45 transition count 208
Applied a total of 4 rules in 2 ms. Remains 45 /47 variables (removed 2) and now considering 208/216 (removed 8) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 45/47 places, 208/216 transitions.
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 7 ms
[2023-03-19 00:54:51] [INFO ] Input system was already deterministic with 208 transitions.
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 45 transition count 208
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 45 transition count 208
Applied a total of 4 rules in 2 ms. Remains 45 /47 variables (removed 2) and now considering 208/216 (removed 8) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 45/47 places, 208/216 transitions.
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 5 ms
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:54:51] [INFO ] Input system was already deterministic with 208 transitions.
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 43 transition count 200
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 43 transition count 200
Applied a total of 8 rules in 2 ms. Remains 43 /47 variables (removed 4) and now considering 200/216 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 43/47 places, 200/216 transitions.
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 5 ms
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 5 ms
[2023-03-19 00:54:51] [INFO ] Input system was already deterministic with 200 transitions.
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 3 place count 44 transition count 204
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 44 transition count 204
Applied a total of 6 rules in 2 ms. Remains 44 /47 variables (removed 3) and now considering 204/216 (removed 12) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 44/47 places, 204/216 transitions.
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 5 ms
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:54:51] [INFO ] Input system was already deterministic with 204 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 43 transition count 200
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 43 transition count 200
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 0 with 16 rules applied. Total rules applied 24 place count 43 transition count 184
Applied a total of 24 rules in 10 ms. Remains 43 /47 variables (removed 4) and now considering 184/216 (removed 32) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 43/47 places, 184/216 transitions.
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 5 ms
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:54:51] [INFO ] Input system was already deterministic with 184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 43 transition count 200
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 43 transition count 200
Applied a total of 8 rules in 3 ms. Remains 43 /47 variables (removed 4) and now considering 200/216 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 43/47 places, 200/216 transitions.
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 5 ms
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:54:51] [INFO ] Input system was already deterministic with 200 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 42 transition count 196
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 42 transition count 196
Drop transitions removed 12 transitions
Redundant transition composition rules discarded 12 transitions
Iterating global reduction 0 with 12 rules applied. Total rules applied 22 place count 42 transition count 184
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 23 place count 41 transition count 180
Iterating global reduction 0 with 1 rules applied. Total rules applied 24 place count 41 transition count 180
Applied a total of 24 rules in 11 ms. Remains 41 /47 variables (removed 6) and now considering 180/216 (removed 36) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 41/47 places, 180/216 transitions.
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 5 ms
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 5 ms
[2023-03-19 00:54:51] [INFO ] Input system was already deterministic with 180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 43 transition count 200
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 43 transition count 200
Applied a total of 8 rules in 1 ms. Remains 43 /47 variables (removed 4) and now considering 200/216 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 43/47 places, 200/216 transitions.
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:54:51] [INFO ] Input system was already deterministic with 200 transitions.
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 43 transition count 200
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 43 transition count 200
Applied a total of 8 rules in 1 ms. Remains 43 /47 variables (removed 4) and now considering 200/216 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 43/47 places, 200/216 transitions.
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 5 ms
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 5 ms
[2023-03-19 00:54:51] [INFO ] Input system was already deterministic with 200 transitions.
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:54:51] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:54:51] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-19 00:54:51] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 47 places, 216 transitions and 860 arcs took 1 ms.
Total runtime 5064 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT Szymanski-PT-a06
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability

FORMULA Szymanski-PT-a06-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-a06-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-a06-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-a06-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-a06-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-a06-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679187613141

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 53 (type EXCL) for 6 Szymanski-PT-a06-CTLFireability-03
lola: time limit : 144 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 56 (type FNDP) for 9 Szymanski-PT-a06-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type EQUN) for 9 Szymanski-PT-a06-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 59 (type SRCH) for 9 Szymanski-PT-a06-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 59 (type SRCH) for Szymanski-PT-a06-CTLFireability-04
lola: result : unknown
lola: markings : 8
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/375/CTLFireability-57.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 56 (type FNDP) for Szymanski-PT-a06-CTLFireability-04
lola: result : true
lola: fired transitions : 491006
lola: tried executions : 20515
lola: time used : 3.000000
lola: memory pages used : 0
lola: CANCELED task # 57 (type EQUN) for Szymanski-PT-a06-CTLFireability-04 (obsolete)
lola: FINISHED task # 57 (type EQUN) for Szymanski-PT-a06-CTLFireability-04
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 AGEF EXCL 5/240 7/32 Szymanski-PT-a06-CTLFireability-03 1651506 m, 330301 m/sec, 4617551 t fired, .

Time elapsed: 5 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 AGEF EXCL 10/240 12/32 Szymanski-PT-a06-CTLFireability-03 3204515 m, 310601 m/sec, 9019551 t fired, .

Time elapsed: 10 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 AGEF EXCL 15/240 18/32 Szymanski-PT-a06-CTLFireability-03 4701410 m, 299379 m/sec, 13280670 t fired, .

Time elapsed: 15 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 AGEF EXCL 20/240 23/32 Szymanski-PT-a06-CTLFireability-03 6164559 m, 292629 m/sec, 17433052 t fired, .

Time elapsed: 20 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 AGEF EXCL 25/240 29/32 Szymanski-PT-a06-CTLFireability-03 7670148 m, 301117 m/sec, 21777004 t fired, .

Time elapsed: 25 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 53 (type EXCL) for Szymanski-PT-a06-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 51 (type EXCL) for 50 Szymanski-PT-a06-CTLFireability-15
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for Szymanski-PT-a06-CTLFireability-15
lola: result : false
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 Szymanski-PT-a06-CTLFireability-14
lola: time limit : 274 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for Szymanski-PT-a06-CTLFireability-14
lola: result : false
lola: markings : 23
lola: fired transitions : 50
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 Szymanski-PT-a06-CTLFireability-12
lola: time limit : 297 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/297 7/32 Szymanski-PT-a06-CTLFireability-12 1548201 m, 309640 m/sec, 4724322 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/297 13/32 Szymanski-PT-a06-CTLFireability-12 2988385 m, 288036 m/sec, 9067776 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 15/297 18/32 Szymanski-PT-a06-CTLFireability-12 4331090 m, 268541 m/sec, 13217142 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 20/297 24/32 Szymanski-PT-a06-CTLFireability-12 5652647 m, 264311 m/sec, 17280704 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 25/297 30/32 Szymanski-PT-a06-CTLFireability-12 7078059 m, 285082 m/sec, 21448739 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 42 (type EXCL) for Szymanski-PT-a06-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 36 (type EXCL) for 35 Szymanski-PT-a06-CTLFireability-10
lola: time limit : 321 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for Szymanski-PT-a06-CTLFireability-10
lola: result : true
lola: markings : 289
lola: fired transitions : 812
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 Szymanski-PT-a06-CTLFireability-09
lola: time limit : 354 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 5/354 7/32 Szymanski-PT-a06-CTLFireability-09 1665809 m, 333161 m/sec, 5063297 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 10/354 14/32 Szymanski-PT-a06-CTLFireability-09 3169335 m, 300705 m/sec, 9623703 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 15/354 19/32 Szymanski-PT-a06-CTLFireability-09 4554609 m, 277054 m/sec, 13908454 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 20/354 25/32 Szymanski-PT-a06-CTLFireability-09 5940845 m, 277247 m/sec, 18127559 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 25/354 31/32 Szymanski-PT-a06-CTLFireability-09 7439550 m, 299741 m/sec, 22478837 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 33 (type EXCL) for Szymanski-PT-a06-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 30 (type EXCL) for 25 Szymanski-PT-a06-CTLFireability-08
lola: time limit : 390 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 5/390 6/32 Szymanski-PT-a06-CTLFireability-08 1290740 m, 258148 m/sec, 5410310 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 10/390 11/32 Szymanski-PT-a06-CTLFireability-08 2567977 m, 255447 m/sec, 10654636 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 15/390 16/32 Szymanski-PT-a06-CTLFireability-08 3717443 m, 229893 m/sec, 15539265 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 20/390 20/32 Szymanski-PT-a06-CTLFireability-08 4844257 m, 225362 m/sec, 20332201 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 25/390 25/32 Szymanski-PT-a06-CTLFireability-08 5978284 m, 226805 m/sec, 25070365 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 30/390 30/32 Szymanski-PT-a06-CTLFireability-08 7198686 m, 244080 m/sec, 29970678 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 30 (type EXCL) for Szymanski-PT-a06-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 28 (type EXCL) for 25 Szymanski-PT-a06-CTLFireability-08
lola: time limit : 434 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for Szymanski-PT-a06-CTLFireability-08
lola: result : false
lola: markings : 129
lola: fired transitions : 503
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 Szymanski-PT-a06-CTLFireability-07
lola: time limit : 496 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 5/496 3/32 Szymanski-PT-a06-CTLFireability-07 720287 m, 144057 m/sec, 3905319 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 10/496 7/32 Szymanski-PT-a06-CTLFireability-07 1499795 m, 155901 m/sec, 7974457 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 15/496 10/32 Szymanski-PT-a06-CTLFireability-07 2193777 m, 138796 m/sec, 11644913 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 20/496 12/32 Szymanski-PT-a06-CTLFireability-07 2864962 m, 134237 m/sec, 15241738 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 25/496 15/32 Szymanski-PT-a06-CTLFireability-07 3521027 m, 131213 m/sec, 18793695 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 30/496 18/32 Szymanski-PT-a06-CTLFireability-07 4168325 m, 129459 m/sec, 22301258 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 35/496 20/32 Szymanski-PT-a06-CTLFireability-07 4818047 m, 129944 m/sec, 25804192 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 40/496 23/32 Szymanski-PT-a06-CTLFireability-07 5462703 m, 128931 m/sec, 29274207 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 45/496 26/32 Szymanski-PT-a06-CTLFireability-07 6126636 m, 132786 m/sec, 32771981 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 50/496 28/32 Szymanski-PT-a06-CTLFireability-07 6803044 m, 135281 m/sec, 36290332 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 55/496 31/32 Szymanski-PT-a06-CTLFireability-07 7488673 m, 137125 m/sec, 39828567 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 23 (type EXCL) for Szymanski-PT-a06-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 17 (type EXCL) for 16 Szymanski-PT-a06-CTLFireability-05
lola: time limit : 569 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for Szymanski-PT-a06-CTLFireability-05
lola: result : false
lola: markings : 116
lola: fired transitions : 128
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 0 Szymanski-PT-a06-CTLFireability-00
lola: time limit : 683 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for Szymanski-PT-a06-CTLFireability-00
lola: result : false
lola: markings : 14
lola: fired transitions : 13
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 Szymanski-PT-a06-CTLFireability-02
lola: time limit : 853 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/853 4/32 Szymanski-PT-a06-CTLFireability-02 826242 m, 165248 m/sec, 4860835 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/853 7/32 Szymanski-PT-a06-CTLFireability-02 1608874 m, 156526 m/sec, 9775271 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/853 11/32 Szymanski-PT-a06-CTLFireability-02 2564820 m, 191189 m/sec, 14508675 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/853 15/32 Szymanski-PT-a06-CTLFireability-02 3474731 m, 181982 m/sec, 19075097 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/853 18/32 Szymanski-PT-a06-CTLFireability-02 4367020 m, 178457 m/sec, 23568252 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/853 22/32 Szymanski-PT-a06-CTLFireability-02 5247173 m, 176030 m/sec, 27994511 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/853 26/32 Szymanski-PT-a06-CTLFireability-02 6149074 m, 180380 m/sec, 32454580 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/853 30/32 Szymanski-PT-a06-CTLFireability-02 7090720 m, 188329 m/sec, 37017462 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 4 (type EXCL) for Szymanski-PT-a06-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 45 (type EXCL) for 44 Szymanski-PT-a06-CTLFireability-13
lola: time limit : 1123 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 5/1123 7/32 Szymanski-PT-a06-CTLFireability-13 1668245 m, 333649 m/sec, 5065597 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 10/1123 14/32 Szymanski-PT-a06-CTLFireability-13 3168669 m, 300084 m/sec, 9616530 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 15/1123 19/32 Szymanski-PT-a06-CTLFireability-13 4549897 m, 276245 m/sec, 13888541 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 20/1123 25/32 Szymanski-PT-a06-CTLFireability-13 5930674 m, 276155 m/sec, 18090980 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 25/1123 31/32 Szymanski-PT-a06-CTLFireability-13 7428464 m, 299558 m/sec, 22440816 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 45 (type EXCL) for Szymanski-PT-a06-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 39 (type EXCL) for 38 Szymanski-PT-a06-CTLFireability-11
lola: time limit : 1670 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 5/1670 7/32 Szymanski-PT-a06-CTLFireability-11 1668976 m, 333795 m/sec, 5067616 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 10/1670 14/32 Szymanski-PT-a06-CTLFireability-11 3169552 m, 300115 m/sec, 9619234 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 15/1670 19/32 Szymanski-PT-a06-CTLFireability-11 4548425 m, 275774 m/sec, 13884122 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 20/1670 25/32 Szymanski-PT-a06-CTLFireability-11 5932512 m, 276817 m/sec, 18097153 t fired, .

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 25/1670 31/32 Szymanski-PT-a06-CTLFireability-11 7433886 m, 300274 m/sec, 22457740 t fired, .

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 39 (type EXCL) for Szymanski-PT-a06-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 20 (type EXCL) for 19 Szymanski-PT-a06-CTLFireability-06
lola: time limit : 3310 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/3310 7/32 Szymanski-PT-a06-CTLFireability-06 1628599 m, 325719 m/sec, 4948928 t fired, .

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 10/3310 13/32 Szymanski-PT-a06-CTLFireability-06 3092060 m, 292692 m/sec, 9376333 t fired, .

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 15/3310 19/32 Szymanski-PT-a06-CTLFireability-06 4466603 m, 274908 m/sec, 13626819 t fired, .

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 20/3310 25/32 Szymanski-PT-a06-CTLFireability-06 5841230 m, 274925 m/sec, 17829881 t fired, .

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 25/3310 31/32 Szymanski-PT-a06-CTLFireability-06 7321233 m, 296000 m/sec, 22135333 t fired, .

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 20 (type EXCL) for Szymanski-PT-a06-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-a06-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: Portfolio finished: no open tasks 15

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a06-CTLFireability-00: EFAG true tscc_search
Szymanski-PT-a06-CTLFireability-02: CTL unknown AGGR
Szymanski-PT-a06-CTLFireability-03: EFAG unknown AGGR
Szymanski-PT-a06-CTLFireability-04: CONJ false findpath
Szymanski-PT-a06-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-06: CTL unknown AGGR
Szymanski-PT-a06-CTLFireability-07: CTL unknown AGGR
Szymanski-PT-a06-CTLFireability-08: DISJ unknown DISJ
Szymanski-PT-a06-CTLFireability-09: CTL unknown AGGR
Szymanski-PT-a06-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-a06-CTLFireability-11: CTL unknown AGGR
Szymanski-PT-a06-CTLFireability-12: CTL unknown AGGR
Szymanski-PT-a06-CTLFireability-13: CTL unknown AGGR
Szymanski-PT-a06-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-a06-CTLFireability-15: CTL false CTL model checker


Time elapsed: 320 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Szymanski-PT-a06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Szymanski-PT-a06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r487-tall-167912703000418"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Szymanski-PT-a06.tgz
mv Szymanski-PT-a06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;