fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r486-tall-167912702201148
Last Updated
May 14, 2023

About the Execution of LoLA for UtilityControlRoom-PT-Z2T4N08

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
893.743 26093.00 22380.00 100.10 FFTF?FFFFFFFFFFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r486-tall-167912702201148.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is UtilityControlRoom-PT-Z2T4N08, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r486-tall-167912702201148
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.3M
-rw-r--r-- 1 mcc users 28K Feb 26 14:36 CTLCardinality.txt
-rw-r--r-- 1 mcc users 150K Feb 26 14:36 CTLCardinality.xml
-rw-r--r-- 1 mcc users 37K Feb 26 14:34 CTLFireability.txt
-rw-r--r-- 1 mcc users 159K Feb 26 14:34 CTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 17:25 LTLCardinality.txt
-rw-r--r-- 1 mcc users 45K Feb 25 17:25 LTLCardinality.xml
-rw-r--r-- 1 mcc users 17K Feb 25 17:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 55K Feb 25 17:25 LTLFireability.xml
-rw-r--r-- 1 mcc users 46K Feb 26 14:41 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 243K Feb 26 14:41 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 66K Feb 26 14:40 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 280K Feb 26 14:40 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.0K Feb 25 17:25 UpperBounds.txt
-rw-r--r-- 1 mcc users 6.4K Feb 25 17:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 93K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-LTLFireability-00
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-LTLFireability-01
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-LTLFireability-02
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-LTLFireability-03
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-LTLFireability-04
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-LTLFireability-05
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-LTLFireability-06
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-LTLFireability-07
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-LTLFireability-08
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-LTLFireability-09
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-LTLFireability-10
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-LTLFireability-11
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-LTLFireability-12
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-LTLFireability-13
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-LTLFireability-14
FORMULA_NAME UtilityControlRoom-PT-Z2T4N08-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1679280598902

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-PT-Z2T4N08
Not applying reductions.
Model is PT
LTLFireability PT
starting LoLA
BK_INPUT UtilityControlRoom-PT-Z2T4N08
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
LTLFireability

FORMULA UtilityControlRoom-PT-Z2T4N08-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-LTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T4N08-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679280624995

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 56 (type SKEL/SRCH) for 0 UtilityControlRoom-PT-Z2T4N08-LTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 56 (type SKEL/SRCH) for UtilityControlRoom-PT-Z2T4N08-LTLFireability-00
lola: result : false
lola: markings : 34
lola: fired transitions : 34
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 20 (type EXCL) for 19 UtilityControlRoom-PT-Z2T4N08-LTLFireability-05
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 20 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-LTLFireability-05
lola: result : false
lola: markings : 173
lola: fired transitions : 224
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 UtilityControlRoom-PT-Z2T4N08-LTLFireability-11
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-LTLFireability-11
lola: result : false
lola: markings : 34
lola: fired transitions : 34
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 UtilityControlRoom-PT-Z2T4N08-LTLFireability-07
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 26 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-LTLFireability-07
lola: result : false
lola: markings : 14
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 UtilityControlRoom-PT-Z2T4N08-LTLFireability-10
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 35 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-LTLFireability-10
lola: result : false
lola: markings : 51
lola: fired transitions : 52
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 13 UtilityControlRoom-PT-Z2T4N08-LTLFireability-03
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: FINISHED task # 14 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-LTLFireability-03
lola: result : false
lola: markings : 37
lola: fired transitions : 37
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 UtilityControlRoom-PT-Z2T4N08-LTLFireability-04
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:788
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-LTLFireability-00: CONJ false skeleton: LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-03: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-05: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-07: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-10: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-11: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-02: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 5/327 9/32 UtilityControlRoom-PT-Z2T4N08-LTLFireability-04 1260460 m, 252092 m/sec, 3462305 t fired, .

Time elapsed: 6 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-LTLFireability-00: CONJ false skeleton: LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-03: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-05: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-07: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-10: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-11: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-02: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 10/327 17/32 UtilityControlRoom-PT-Z2T4N08-LTLFireability-04 2454754 m, 238858 m/sec, 6770269 t fired, .

Time elapsed: 11 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-LTLFireability-00: CONJ false skeleton: LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-03: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-05: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-07: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-10: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-11: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-02: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 15/327 24/32 UtilityControlRoom-PT-Z2T4N08-LTLFireability-04 3599617 m, 228972 m/sec, 9951840 t fired, .

Time elapsed: 16 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-LTLFireability-00: CONJ false skeleton: LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-03: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-05: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-07: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-10: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-11: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-02: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 20/327 31/32 UtilityControlRoom-PT-Z2T4N08-LTLFireability-04 4725709 m, 225218 m/sec, 13158756 t fired, .

Time elapsed: 21 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-LTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-LTLFireability-00: CONJ false skeleton: LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-03: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-05: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-07: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-10: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-11: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N08-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-02: F 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N08-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 26 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL) for 53 UtilityControlRoom-PT-Z2T4N08-LTLFireability-15
lola: time limit : 357 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-LTLFireability-15
lola: result : false
lola: markings : 34
lola: fired transitions : 34
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 46 UtilityControlRoom-PT-Z2T4N08-LTLFireability-14
lola: time limit : 397 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-LTLFireability-14
lola: result : false
lola: markings : 34
lola: fired transitions : 34
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 UtilityControlRoom-PT-Z2T4N08-LTLFireability-13
lola: time limit : 510 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-LTLFireability-13
lola: result : false
lola: markings : 243561
lola: fired transitions : 533440
lola: time used : 0.000000
lola: memory pages used : 2
lola: LAUNCH task # 57 (type EXCL) for 10 UtilityControlRoom-PT-Z2T4N08-LTLFireability-02
lola: time limit : 595 sec
lola: memory limit: 32 pages
lola: FINISHED task # 57 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-LTLFireability-02
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 UtilityControlRoom-PT-Z2T4N08-LTLFireability-08
lola: time limit : 714 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-LTLFireability-08
lola: result : false
lola: markings : 37
lola: fired transitions : 37
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 UtilityControlRoom-PT-Z2T4N08-LTLFireability-09
lola: time limit : 893 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-LTLFireability-09
lola: result : false
lola: markings : 17
lola: fired transitions : 18
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 UtilityControlRoom-PT-Z2T4N08-LTLFireability-12
lola: time limit : 1191 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-LTLFireability-12
lola: result : false
lola: markings : 26
lola: fired transitions : 26
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 8 (type EXCL) for 7 UtilityControlRoom-PT-Z2T4N08-LTLFireability-01
lola: time limit : 1787 sec
lola: memory limit: 32 pages
lola: FINISHED task # 8 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-LTLFireability-01
lola: result : false
lola: markings : 82
lola: fired transitions : 93
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 UtilityControlRoom-PT-Z2T4N08-LTLFireability-06
lola: time limit : 3574 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for UtilityControlRoom-PT-Z2T4N08-LTLFireability-06
lola: result : false
lola: markings : 69
lola: fired transitions : 77
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N08-LTLFireability-00: CONJ false skeleton: LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-01: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-02: F true state space / EG
UtilityControlRoom-PT-Z2T4N08-LTLFireability-03: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-04: LTL unknown AGGR
UtilityControlRoom-PT-Z2T4N08-LTLFireability-05: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-06: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-07: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-08: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-09: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-10: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-11: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-12: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-13: LTL false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-14: CONJ false LTL model checker
UtilityControlRoom-PT-Z2T4N08-LTLFireability-15: LTL false LTL model checker


Time elapsed: 26 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z2T4N08"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is UtilityControlRoom-PT-Z2T4N08, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r486-tall-167912702201148"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z2T4N08.tgz
mv UtilityControlRoom-PT-Z2T4N08 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;