fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r486-tall-167912702101114
Last Updated
May 14, 2023

About the Execution of LoLA for UtilityControlRoom-PT-Z2T3N10

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
3464.611 256130.00 247354.00 680.30 ??F???T?TFTFFFFT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r486-tall-167912702101114.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is UtilityControlRoom-PT-Z2T3N10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r486-tall-167912702101114
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.5M
-rw-r--r-- 1 mcc users 30K Feb 26 14:39 CTLCardinality.txt
-rw-r--r-- 1 mcc users 156K Feb 26 14:39 CTLCardinality.xml
-rw-r--r-- 1 mcc users 50K Feb 26 14:37 CTLFireability.txt
-rw-r--r-- 1 mcc users 219K Feb 26 14:37 CTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 25 17:24 LTLCardinality.txt
-rw-r--r-- 1 mcc users 49K Feb 25 17:24 LTLCardinality.xml
-rw-r--r-- 1 mcc users 15K Feb 25 17:24 LTLFireability.txt
-rw-r--r-- 1 mcc users 50K Feb 25 17:24 LTLFireability.xml
-rw-r--r-- 1 mcc users 36K Feb 26 14:46 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 185K Feb 26 14:46 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 110K Feb 26 14:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 451K Feb 26 14:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:24 UpperBounds.txt
-rw-r--r-- 1 mcc users 8.1K Feb 25 17:24 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 116K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-00
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-01
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-02
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-03
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-04
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-05
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-06
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-07
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-08
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-09
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-10
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-11
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-12
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-13
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-14
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679277445970

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-PT-Z2T3N10
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT UtilityControlRoom-PT-Z2T3N10
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA UtilityControlRoom-PT-Z2T3N10-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679277702100

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-PT-Z2T3N10-CTLFireability-00
lola: time limit : 128 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/211 10/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-00 1962613 m, 392522 m/sec, 3101929 t fired, .

Time elapsed: 5 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/211 18/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-00 3830640 m, 373605 m/sec, 6451809 t fired, .

Time elapsed: 10 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/211 27/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-00 5774959 m, 388863 m/sec, 9767557 t fired, .

Time elapsed: 15 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 49 UtilityControlRoom-PT-Z2T3N10-CTLFireability-15
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-15
lola: result : true
lola: markings : 9
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 UtilityControlRoom-PT-Z2T3N10-CTLFireability-14
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-14
lola: result : false
lola: markings : 9
lola: fired transitions : 9
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 UtilityControlRoom-PT-Z2T3N10-CTLFireability-13
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-13
lola: result : false
lola: markings : 9
lola: fired transitions : 9
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 UtilityControlRoom-PT-Z2T3N10-CTLFireability-12
lola: time limit : 275 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-12
lola: result : false
lola: markings : 4484
lola: fired transitions : 6293
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 UtilityControlRoom-PT-Z2T3N10-CTLFireability-10
lola: time limit : 298 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-10
lola: result : true
lola: markings : 19
lola: fired transitions : 35
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 UtilityControlRoom-PT-Z2T3N10-CTLFireability-08
lola: time limit : 325 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-08
lola: result : true
lola: markings : 99783
lola: fired transitions : 336775
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 UtilityControlRoom-PT-Z2T3N10-CTLFireability-07
lola: time limit : 357 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 4/357 5/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-07 1036851 m, 207370 m/sec, 3574517 t fired, .

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 9/357 9/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-07 2075501 m, 207730 m/sec, 7566123 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 14/357 13/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-07 3042683 m, 193436 m/sec, 11520638 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 19/357 18/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-07 4093937 m, 210250 m/sec, 15637752 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 24/357 22/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-07 5118105 m, 204833 m/sec, 19920503 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 29/357 26/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-07 6096970 m, 195773 m/sec, 24180433 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 34/357 31/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-07 7153359 m, 211277 m/sec, 28436155 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 UtilityControlRoom-PT-Z2T3N10-CTLFireability-06
lola: time limit : 393 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-06
lola: result : true
lola: markings : 9
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 UtilityControlRoom-PT-Z2T3N10-CTLFireability-05
lola: time limit : 442 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/442 4/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-05 806600 m, 161320 m/sec, 3424225 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/442 7/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-05 1595469 m, 157773 m/sec, 6753047 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/442 10/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-05 2302163 m, 141338 m/sec, 9934113 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/442 13/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-05 3003531 m, 140273 m/sec, 13129052 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/442 16/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-05 3650919 m, 129477 m/sec, 16636932 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 30/442 19/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-05 4264152 m, 122646 m/sec, 20097265 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 35/442 22/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-05 4962639 m, 139697 m/sec, 23443605 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 40/442 24/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-05 5518306 m, 111133 m/sec, 26580363 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 45/442 27/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-05 6115514 m, 119441 m/sec, 29770197 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 50/442 29/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-05 6725621 m, 122021 m/sec, 32920127 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 55/442 32/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-05 7381289 m, 131133 m/sec, 36133805 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 UtilityControlRoom-PT-Z2T3N10-CTLFireability-04
lola: time limit : 497 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/497 5/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-04 1082400 m, 216480 m/sec, 3951386 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/497 9/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-04 1925314 m, 168582 m/sec, 8020998 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/497 13/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-04 2893903 m, 193717 m/sec, 11909657 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/497 16/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-04 3709417 m, 163102 m/sec, 15673817 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/497 20/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-04 4626024 m, 183321 m/sec, 19579672 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/497 23/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-04 5361434 m, 147082 m/sec, 23364816 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/497 26/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-04 6076432 m, 142999 m/sec, 27176021 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/497 29/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-04 6768291 m, 138371 m/sec, 30795847 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 UtilityControlRoom-PT-Z2T3N10-CTLFireability-03
lola: time limit : 572 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/572 7/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-03 1355902 m, 271180 m/sec, 2260819 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/572 13/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-03 2592840 m, 247387 m/sec, 4448100 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/572 18/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-03 3769649 m, 235361 m/sec, 6630304 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/572 24/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-03 4913527 m, 228775 m/sec, 8779884 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/572 29/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-03 6002707 m, 217836 m/sec, 10897925 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 UtilityControlRoom-PT-Z2T3N10-CTLFireability-02
lola: time limit : 681 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-02
lola: result : false
lola: markings : 13
lola: fired transitions : 33
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 27 UtilityControlRoom-PT-Z2T3N10-CTLFireability-09
lola: time limit : 851 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-09
lola: result : false
lola: markings : 32
lola: fired transitions : 64
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 UtilityControlRoom-PT-Z2T3N10-CTLFireability-11
lola: time limit : 1702 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-11
lola: result : false
lola: markings : 171
lola: fired transitions : 579
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 UtilityControlRoom-PT-Z2T3N10-CTLFireability-01
lola: time limit : 3405 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/3405 4/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-01 780406 m, 156081 m/sec, 4322225 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/3405 7/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-01 1480853 m, 140089 m/sec, 8381457 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/3405 10/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-01 2144496 m, 132728 m/sec, 12293686 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/3405 13/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-01 2787284 m, 128557 m/sec, 16140506 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/3405 15/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-01 3415955 m, 125734 m/sec, 19938390 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/3405 18/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-01 4031348 m, 123078 m/sec, 23686791 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/3405 21/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-01 4637858 m, 121302 m/sec, 27402636 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/3405 23/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-01 5236581 m, 119744 m/sec, 31091980 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/3405 26/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-01 5822438 m, 117171 m/sec, 34723060 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/3405 28/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-01 6406393 m, 116791 m/sec, 38358572 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/3405 31/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-01 6982501 m, 115221 m/sec, 41958262 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL unknown AGGR
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL unknown AGGR
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL unknown AGGR
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL unknown AGGR
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL unknown AGGR
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL unknown AGGR
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker


Time elapsed: 255 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z2T3N10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is UtilityControlRoom-PT-Z2T3N10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r486-tall-167912702101114"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z2T3N10.tgz
mv UtilityControlRoom-PT-Z2T3N10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;