About the Execution of LoLA for UtilityControlRoom-PT-Z2T3N08
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 5585.367 | 340781.00 | 333637.00 | 980.20 | TFFT??????FTTTFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r486-tall-167912702101106.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is UtilityControlRoom-PT-Z2T3N08, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r486-tall-167912702101106
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.3M
-rw-r--r-- 1 mcc users 19K Feb 26 14:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 104K Feb 26 14:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 26K Feb 26 14:40 CTLFireability.txt
-rw-r--r-- 1 mcc users 113K Feb 26 14:40 CTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 17:24 LTLCardinality.txt
-rw-r--r-- 1 mcc users 46K Feb 25 17:24 LTLCardinality.xml
-rw-r--r-- 1 mcc users 14K Feb 25 17:24 LTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 25 17:24 LTLFireability.xml
-rw-r--r-- 1 mcc users 65K Feb 26 14:47 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 340K Feb 26 14:47 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 75K Feb 26 14:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 324K Feb 26 14:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.9K Feb 25 17:24 UpperBounds.txt
-rw-r--r-- 1 mcc users 6.1K Feb 25 17:24 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 93K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-CTLFireability-00
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-CTLFireability-01
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-CTLFireability-02
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-CTLFireability-03
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-CTLFireability-04
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-CTLFireability-05
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-CTLFireability-06
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-CTLFireability-07
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-CTLFireability-08
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-CTLFireability-09
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-CTLFireability-10
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-CTLFireability-11
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-CTLFireability-12
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-CTLFireability-13
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-CTLFireability-14
FORMULA_NAME UtilityControlRoom-PT-Z2T3N08-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679276831066
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-PT-Z2T3N08
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT UtilityControlRoom-PT-Z2T3N08
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA UtilityControlRoom-PT-Z2T3N08-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T3N08-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T3N08-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T3N08-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T3N08-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T3N08-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T3N08-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T3N08-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T3N08-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T3N08-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679277171847
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:463
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 77 (type SKEL/FNDP) for 6 UtilityControlRoom-PT-Z2T3N08-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 78 (type SKEL/EQUN) for 6 UtilityControlRoom-PT-Z2T3N08-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 79 (type SKEL/SRCH) for 6 UtilityControlRoom-PT-Z2T3N08-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 80 (type SKEL/SRCH) for 6 UtilityControlRoom-PT-Z2T3N08-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 80 (type SKEL/SRCH) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-02
lola: result : unknown
lola: markings : 9
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 79 (type SKEL/SRCH) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-02
lola: result : true
lola: markings : 12
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 77 (type FNDP) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-02 (obsolete)
lola: CANCELED task # 78 (type EQUN) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-02 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 77 (type SKEL/FNDP) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-02
lola: result : true
lola: fired transitions : 10
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 78 (type SKEL/EQUN) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-02
lola: result : unknown
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-PT-Z2T3N08-CTLFireability-00
lola: time limit : 85 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 1 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-00
lola: result : true
lola: markings : 1646
lola: fired transitions : 2254
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 UtilityControlRoom-PT-Z2T3N08-CTLFireability-01
lola: time limit : 92 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 81 (type FNDP) for 6 UtilityControlRoom-PT-Z2T3N08-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type EQUN) for 6 UtilityControlRoom-PT-Z2T3N08-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 84 (type SRCH) for 6 UtilityControlRoom-PT-Z2T3N08-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 81 (type FNDP) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-02
lola: result : true
lola: fired transitions : 9
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 82 (type EQUN) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-02 (obsolete)
lola: CANCELED task # 84 (type SRCH) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-02 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 86 (type FNDP) for 62 UtilityControlRoom-PT-Z2T3N08-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 87 (type EQUN) for 62 UtilityControlRoom-PT-Z2T3N08-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 89 (type SRCH) for 62 UtilityControlRoom-PT-Z2T3N08-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 86 (type FNDP) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-14
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 87 (type EQUN) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-14 (obsolete)
lola: CANCELED task # 89 (type SRCH) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-14 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: Created skeleton in 0.000000 secs.
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
sara: try reading problem file /home/mcc/execution/CTLFireability-87.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 87 (type EQUN) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-14
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 82 (type EQUN) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-02
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ 0 1 0 0 5 0 0 6
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/189 6/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-01 1285805 m, 257161 m/sec, 3895986 t fired, .
Time elapsed: 5 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ 0 1 0 0 5 0 0 6
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/189 11/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-01 2380954 m, 219029 m/sec, 7988479 t fired, .
Time elapsed: 10 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ 0 1 0 0 5 0 0 6
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/189 16/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-01 3519049 m, 227619 m/sec, 11964528 t fired, .
Time elapsed: 15 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ 0 1 0 0 5 0 0 6
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/189 20/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-01 4543001 m, 204790 m/sec, 16041327 t fired, .
Time elapsed: 20 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ 0 1 0 0 5 0 0 6
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/189 24/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-01 5418432 m, 175086 m/sec, 19905319 t fired, .
Time elapsed: 25 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 4 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-01
lola: result : false
lola: markings : 5476540
lola: fired transitions : 20102632
lola: time used : 25.000000
lola: memory pages used : 24
lola: LAUNCH task # 74 (type EXCL) for 73 UtilityControlRoom-PT-Z2T3N08-CTLFireability-15
lola: time limit : 198 sec
lola: memory limit: 32 pages
lola: FINISHED task # 74 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-15
lola: result : true
lola: markings : 40
lola: fired transitions : 126
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 65 (type EXCL) for 62 UtilityControlRoom-PT-Z2T3N08-CTLFireability-14
lola: time limit : 210 sec
lola: memory limit: 32 pages
lola: FINISHED task # 65 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-14
lola: result : false
lola: markings : 8
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 57 (type EXCL) for 56 UtilityControlRoom-PT-Z2T3N08-CTLFireability-12
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: FINISHED task # 57 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-12
lola: result : true
lola: markings : 34
lola: fired transitions : 102
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 53 UtilityControlRoom-PT-Z2T3N08-CTLFireability-11
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-11
lola: result : true
lola: markings : 48
lola: fired transitions : 59
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 UtilityControlRoom-PT-Z2T3N08-CTLFireability-09
lola: time limit : 255 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 5/255 3/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-09 519290 m, 103858 m/sec, 3346609 t fired, .
Time elapsed: 30 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 10/255 6/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-09 1157517 m, 127645 m/sec, 6830146 t fired, .
Time elapsed: 35 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 15/255 8/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-09 1765433 m, 121583 m/sec, 10185903 t fired, .
Time elapsed: 40 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 20/255 11/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-09 2349847 m, 116882 m/sec, 13466314 t fired, .
Time elapsed: 45 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 25/255 14/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-09 2919483 m, 113927 m/sec, 16687496 t fired, .
Time elapsed: 50 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 30/255 16/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-09 3472133 m, 110530 m/sec, 19852877 t fired, .
Time elapsed: 55 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 35/255 18/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-09 4015020 m, 108577 m/sec, 22983486 t fired, .
Time elapsed: 60 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 40/255 21/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-09 4549389 m, 106873 m/sec, 26076717 t fired, .
Time elapsed: 65 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 45/255 23/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-09 5074668 m, 105055 m/sec, 29144497 t fired, .
Time elapsed: 70 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 50/255 25/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-09 5590079 m, 103082 m/sec, 32168041 t fired, .
Time elapsed: 75 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 55/255 28/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-09 6094771 m, 100938 m/sec, 35134479 t fired, .
Time elapsed: 80 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 60/255 30/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-09 6597490 m, 100543 m/sec, 38111813 t fired, .
Time elapsed: 85 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 65/255 32/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-09 7098220 m, 100146 m/sec, 41087870 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 48 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 44 UtilityControlRoom-PT-Z2T3N08-CTLFireability-08
lola: time limit : 269 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 5/269 4/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-08 735850 m, 147170 m/sec, 2453566 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 10/269 7/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-08 1398569 m, 132543 m/sec, 4802914 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 15/269 10/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-08 2013615 m, 123009 m/sec, 7043870 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 20/269 12/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-08 2608905 m, 119058 m/sec, 9258095 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 25/269 15/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-08 3189609 m, 116140 m/sec, 11445622 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 30/269 17/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-08 3751116 m, 112301 m/sec, 13589300 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 35/269 20/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-08 4269557 m, 103688 m/sec, 15578335 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 40/269 22/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-08 4793725 m, 104833 m/sec, 17616101 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 45/269 24/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-08 5298808 m, 101016 m/sec, 19592204 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 50/269 26/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-08 5812130 m, 102664 m/sec, 21603647 t fired, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 55/269 29/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-08 6322626 m, 102099 m/sec, 23621346 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 60/269 31/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-08 6827528 m, 100980 m/sec, 25631927 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 45 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 42 (type EXCL) for 41 UtilityControlRoom-PT-Z2T3N08-CTLFireability-07
lola: time limit : 286 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/286 5/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-07 1002495 m, 200499 m/sec, 3553369 t fired, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/286 9/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-07 1873958 m, 174292 m/sec, 6817585 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 15/286 13/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-07 2688955 m, 162999 m/sec, 9933850 t fired, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 20/286 16/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-07 3467477 m, 155704 m/sec, 12959101 t fired, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 25/286 20/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-07 4222608 m, 151026 m/sec, 15921500 t fired, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 30/286 23/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-07 4962165 m, 147911 m/sec, 18848006 t fired, .
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 35/286 26/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-07 5688128 m, 145192 m/sec, 21736319 t fired, .
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 40/286 29/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-07 6402896 m, 142953 m/sec, 24596038 t fired, .
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 42 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 37 (type EXCL) for 30 UtilityControlRoom-PT-Z2T3N08-CTLFireability-06
lola: time limit : 308 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-06
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 UtilityControlRoom-PT-Z2T3N08-CTLFireability-05
lola: time limit : 377 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/377 5/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-05 980886 m, 196177 m/sec, 3318802 t fired, .
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/377 9/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-05 1793507 m, 162524 m/sec, 6241667 t fired, .
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/377 12/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-05 2545459 m, 150390 m/sec, 9018313 t fired, .
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/377 15/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-05 3265567 m, 144021 m/sec, 11733633 t fired, .
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/377 18/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-05 3960246 m, 138935 m/sec, 14386582 t fired, .
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/377 21/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-05 4636460 m, 135242 m/sec, 16990741 t fired, .
Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 35/377 24/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-05 5293896 m, 131487 m/sec, 19548181 t fired, .
Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 40/377 27/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-05 5937214 m, 128663 m/sec, 22075861 t fired, .
Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 45/377 30/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-05 6570209 m, 126599 m/sec, 24575415 t fired, .
Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 20 UtilityControlRoom-PT-Z2T3N08-CTLFireability-04
lola: time limit : 418 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-04
lola: result : true
lola: markings : 52
lola: fired transitions : 79
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 20 UtilityControlRoom-PT-Z2T3N08-CTLFireability-04
lola: time limit : 477 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 0 1 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 5/477 6/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-04 1279837 m, 255967 m/sec, 3229606 t fired, .
Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 0 1 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 10/477 11/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-04 2350659 m, 214164 m/sec, 6170425 t fired, .
Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 0 1 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 15/477 15/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-04 3331447 m, 196157 m/sec, 8943803 t fired, .
Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 0 1 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 20/477 19/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-04 4269241 m, 187558 m/sec, 11644120 t fired, .
Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 0 1 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 25/477 23/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-04 5174526 m, 181057 m/sec, 14291459 t fired, .
Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 0 1 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 30/477 27/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-04 6052738 m, 175642 m/sec, 16887405 t fired, .
Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 0 1 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 35/477 31/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-04 6911989 m, 171850 m/sec, 19450257 t fired, .
Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 23 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 18 (type EXCL) for 17 UtilityControlRoom-PT-Z2T3N08-CTLFireability-03
lola: time limit : 550 sec
lola: memory limit: 32 pages
lola: FINISHED task # 18 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-03
lola: result : true
lola: markings : 310333
lola: fired transitions : 641433
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 13 (type EXCL) for 6 UtilityControlRoom-PT-Z2T3N08-CTLFireability-02
lola: time limit : 660 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-02
lola: result : false
lola: markings : 464121
lola: fired transitions : 1737487
lola: time used : 2.000000
lola: memory pages used : 2
lola: LAUNCH task # 60 (type EXCL) for 59 UtilityControlRoom-PT-Z2T3N08-CTLFireability-13
lola: time limit : 825 sec
lola: memory limit: 32 pages
lola: FINISHED task # 60 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-13
lola: result : true
lola: markings : 28
lola: fired transitions : 56
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 30 UtilityControlRoom-PT-Z2T3N08-CTLFireability-06
lola: time limit : 1100 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 0 1 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 AGEF EXCL 2/1100 3/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-06 723216 m, 144643 m/sec, 1724614 t fired, .
Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 0 1 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 AGEF EXCL 7/1100 9/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-06 2139581 m, 283273 m/sec, 5599823 t fired, .
Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 0 1 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 AGEF EXCL 12/1100 13/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-06 3336384 m, 239360 m/sec, 9099598 t fired, .
Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 0 1 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 AGEF EXCL 17/1100 17/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-06 4438971 m, 220517 m/sec, 12445879 t fired, .
Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 0 1 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 AGEF EXCL 22/1100 21/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-06 5490311 m, 210268 m/sec, 15716039 t fired, .
Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 0 1 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 AGEF EXCL 27/1100 25/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-06 6496289 m, 201195 m/sec, 18926088 t fired, .
Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 0 1 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 AGEF EXCL 32/1100 29/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-06 7467193 m, 194180 m/sec, 22079938 t fired, .
Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 0 1 0 4 0 0 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 AGEF EXCL 37/1100 32/32 UtilityControlRoom-PT-Z2T3N08-CTLFireability-06 8410529 m, 188667 m/sec, 25191684 t fired, .
Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 33 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 2
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ 0 0 0 0 4 0 1 1
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 15 (type EXCL) for 6 UtilityControlRoom-PT-Z2T3N08-CTLFireability-02
lola: time limit : 1630 sec
lola: memory limit: 32 pages
lola: FINISHED task # 15 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-02
lola: result : false
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 50 UtilityControlRoom-PT-Z2T3N08-CTLFireability-10
lola: time limit : 3260 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for UtilityControlRoom-PT-Z2T3N08-CTLFireability-10
lola: result : false
lola: markings : 28
lola: fired transitions : 28
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-02: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-04: CONJ unknown CONJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-05: CTL unknown AGGR
UtilityControlRoom-PT-Z2T3N08-CTLFireability-06: DISJ unknown DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-07: CTL unknown AGGR
UtilityControlRoom-PT-Z2T3N08-CTLFireability-08: CTL unknown AGGR
UtilityControlRoom-PT-Z2T3N08-CTLFireability-09: CTL unknown AGGR
UtilityControlRoom-PT-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-13: EGEF true CTL model checker
UtilityControlRoom-PT-Z2T3N08-CTLFireability-14: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N08-CTLFireability-15: CTL true CTL model checker
Time elapsed: 340 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z2T3N08"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is UtilityControlRoom-PT-Z2T3N08, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r486-tall-167912702101106"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z2T3N08.tgz
mv UtilityControlRoom-PT-Z2T3N08 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;