Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r486-tall-167912702001034.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is UtilityControlRoom-COL-Z4T3N08, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r486-tall-167912702001034
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 472K
-rw-r--r-- 1 mcc users 9.1K Feb 26 14:32 CTLCardinality.txt
-rw-r--r-- 1 mcc users 87K Feb 26 14:32 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.9K Feb 26 14:28 CTLFireability.txt
-rw-r--r-- 1 mcc users 66K Feb 26 14:28 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.5K Feb 25 17:25 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 17:25 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Feb 25 17:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 17:25 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.2K Feb 26 14:40 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 64K Feb 26 14:40 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 26 14:38 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 92K Feb 26 14:38 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 17:25 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 17:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 29K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-00
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-01
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-02
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-03
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-04
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-05
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-06
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-07
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-08
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-09
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-10
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-11
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-12
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-13
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-14
FORMULA_NAME UtilityControlRoom-COL-Z4T3N08-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679268677863

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-COL-Z4T3N08
Not applying reductions.
Model is COL
CTLFireability PT
[2023-03-19 23:31:19] [INFO ] Running its-tools with arguments : [-pnfolder, ., -examination, CTLFireability, --reduce-single, STATESPACE]
[2023-03-19 23:31:19] [INFO ] Parsing pnml file : /home/mcc/execution/./model.pnml
[2023-03-19 23:31:19] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-19 23:31:19] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-19 23:31:19] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 585 ms
[2023-03-19 23:31:19] [INFO ] Imported 13 HL places and 12 HL transitions for a total of 302 PT places and 600.0 transition bindings in 12 ms.
Parsed 16 properties from file ./CTLFireability.xml in 13 ms.
[2023-03-19 23:31:19] [INFO ] Unfolded HLPN to a Petri net with 302 places and 600 transitions 1928 arcs in 27 ms.
[2023-03-19 23:31:19] [INFO ] Unfolded 16 HLPN properties in 2 ms.
[2023-03-19 23:31:19] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 23:31:19] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 23:31:19] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 23:31:19] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 23:31:19] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 23:31:19] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 23:31:19] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 23:31:19] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 23:31:19] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 23:31:19] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 23:31:19] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 23:31:19] [INFO ] Reduced 24 identical enabling conditions.
[2023-03-19 23:31:19] [INFO ] Reduced 24 identical enabling conditions.
Ensure Unique test removed 128 transitions
Reduce isomorphic transitions removed 128 transitions.
Drop transitions removed 32 transitions
Redundant transition composition rules discarded 32 transitions
[2023-03-19 23:31:20] [INFO ] Export to MCC of 16 properties in file ./CTLFireability.STATESPACE.xml took 45 ms.
[2023-03-19 23:31:20] [INFO ] Export to PNML in file ./model.STATESPACE.pnml of net with 302 places, 440 transitions and 1288 arcs took 2 ms.
Total runtime 838 ms.
starting LoLA
BK_INPUT UtilityControlRoom-COL-Z4T3N08
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution/unfCTLFireability

FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z4T3N08-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679268921682

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/unfCTLFireability/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/unfCTLFireability/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/unfCTLFireability/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 10 (type EXCL) for 9 UtilityControlRoom-COL-Z4T3N08-CTLFireability-03
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 56 (type FNDP) for 0 UtilityControlRoom-COL-Z4T3N08-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type EQUN) for 0 UtilityControlRoom-COL-Z4T3N08-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type SRCH) for 0 UtilityControlRoom-COL-Z4T3N08-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 10 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-03
lola: result : true
lola: markings : 8448
lola: fired transitions : 9218
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 58 (type EXCL) for 0 UtilityControlRoom-COL-Z4T3N08-CTLFireability-00
lola: time limit : 210 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 56 (type FNDP) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-00
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 57 (type EQUN) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-00 (obsolete)
lola: CANCELED task # 58 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-00 (obsolete)
lola: CANCELED task # 59 (type SRCH) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-00 (obsolete)
lola: LAUNCH task # 25 (type EXCL) for 24 UtilityControlRoom-COL-Z4T3N08-CTLFireability-08
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
sara: try reading problem file /home/mcc/execution/unfCTLFireability/CTLCardinality-57.sara.
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809

lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 57 (type EQUN) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-00
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 25 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-08
lola: result : true
lola: markings : 113724
lola: fired transitions : 347213
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 45 UtilityControlRoom-COL-Z4T3N08-CTLFireability-15
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-15
lola: result : true
lola: markings : 23
lola: fired transitions : 23
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 UtilityControlRoom-COL-Z4T3N08-CTLFireability-14
lola: time limit : 298 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-14
lola: result : true
lola: markings : 25
lola: fired transitions : 37
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 UtilityControlRoom-COL-Z4T3N08-CTLFireability-13
lola: time limit : 325 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 4/325 3/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-13 468602 m, 93720 m/sec, 1708924 t fired, .

Time elapsed: 20 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 40 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-13
lola: result : false
lola: markings : 720728
lola: fired transitions : 2347731
lola: time used : 5.000000
lola: memory pages used : 4
lola: LAUNCH task # 37 (type EXCL) for 36 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12
lola: time limit : 357 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 4/357 3/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 306292 m, 61258 m/sec, 811167 t fired, .

Time elapsed: 25 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 9/357 6/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 753154 m, 89372 m/sec, 1985732 t fired, .

Time elapsed: 30 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 14/357 8/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 1194810 m, 88331 m/sec, 3139035 t fired, .

Time elapsed: 35 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 19/357 11/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 1624413 m, 85920 m/sec, 4277286 t fired, .

Time elapsed: 40 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 24/357 14/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 2055720 m, 86261 m/sec, 5399566 t fired, .

Time elapsed: 45 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 29/357 16/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 2485919 m, 86039 m/sec, 6527168 t fired, .

Time elapsed: 50 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 34/357 19/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 2912625 m, 85341 m/sec, 7639185 t fired, .

Time elapsed: 55 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 39/357 22/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 3340699 m, 85614 m/sec, 8755053 t fired, .

Time elapsed: 60 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 44/357 24/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 3764747 m, 84809 m/sec, 9855605 t fired, .

Time elapsed: 65 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 49/357 27/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 4189191 m, 84888 m/sec, 10956482 t fired, .

Time elapsed: 70 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 54/357 29/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 4605173 m, 83196 m/sec, 12039583 t fired, .

Time elapsed: 75 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 59/357 32/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 5026689 m, 84303 m/sec, 13132498 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 34 (type EXCL) for 33 UtilityControlRoom-COL-Z4T3N08-CTLFireability-11
lola: time limit : 390 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-11
lola: result : false
lola: markings : 9
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 UtilityControlRoom-COL-Z4T3N08-CTLFireability-07
lola: time limit : 439 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-07
lola: result : false
lola: markings : 239
lola: fired transitions : 801
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 UtilityControlRoom-COL-Z4T3N08-CTLFireability-06
lola: time limit : 502 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-06
lola: result : false
lola: markings : 150054
lola: fired transitions : 471628
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05
lola: time limit : 585 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 4/585 4/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 569530 m, 113906 m/sec, 1543269 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 9/585 7/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 1216962 m, 129486 m/sec, 3401567 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 14/585 11/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 1833703 m, 123348 m/sec, 5214138 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 19/585 14/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 2437607 m, 120780 m/sec, 6987324 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 24/585 17/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 3022228 m, 116924 m/sec, 8700686 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 29/585 20/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 3579688 m, 111492 m/sec, 10374986 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 34/585 23/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 4129269 m, 109916 m/sec, 12039046 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 39/585 26/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 4678864 m, 109919 m/sec, 13688241 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 44/585 29/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 5218599 m, 107947 m/sec, 15306804 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 49/585 32/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 5759621 m, 108204 m/sec, 16936920 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 UtilityControlRoom-COL-Z4T3N08-CTLFireability-04
lola: time limit : 692 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-04
lola: result : true
lola: markings : 9
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02
lola: time limit : 865 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/865 4/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 514788 m, 102957 m/sec, 743635 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/865 7/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 982582 m, 93558 m/sec, 1431409 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/865 9/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 1403992 m, 84282 m/sec, 2081601 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/865 12/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 1846288 m, 88459 m/sec, 2735187 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/865 14/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 2246970 m, 80136 m/sec, 3369968 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/865 17/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 2656975 m, 82001 m/sec, 4000451 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/865 19/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 3068919 m, 82388 m/sec, 4621206 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/865 22/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 3487348 m, 83685 m/sec, 5248777 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/865 24/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 3890086 m, 80547 m/sec, 5873201 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/865 26/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 4277929 m, 77568 m/sec, 6484618 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/865 29/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 4672252 m, 78864 m/sec, 7093890 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 60/865 31/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 5037270 m, 73003 m/sec, 7684055 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 31 (type EXCL) for 30 UtilityControlRoom-COL-Z4T3N08-CTLFireability-10
lola: time limit : 1131 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-10
lola: result : true
lola: markings : 31
lola: fired transitions : 65
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 UtilityControlRoom-COL-Z4T3N08-CTLFireability-09
lola: time limit : 1697 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-09
lola: result : true
lola: markings : 22
lola: fired transitions : 52
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 UtilityControlRoom-COL-Z4T3N08-CTLFireability-01
lola: time limit : 3395 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/3395 7/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-01 1236451 m, 247290 m/sec, 2466613 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/3395 13/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-01 2440165 m, 240742 m/sec, 4872277 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/3395 18/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-01 3495502 m, 211067 m/sec, 7122983 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/3395 23/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-01 4519900 m, 204879 m/sec, 9346821 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/3395 28/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-01 5490355 m, 194091 m/sec, 11546665 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/3395 32/32 UtilityControlRoom-COL-Z4T3N08-CTLFireability-01 6397293 m, 181387 m/sec, 13743264 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for UtilityControlRoom-COL-Z4T3N08-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T3N08-CTLFireability-00: EF true findpath
UtilityControlRoom-COL-Z4T3N08-CTLFireability-01: CTL unknown AGGR
UtilityControlRoom-COL-Z4T3N08-CTLFireability-02: CTL unknown AGGR
UtilityControlRoom-COL-Z4T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-05: CTL unknown AGGR
UtilityControlRoom-COL-Z4T3N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-12: CTL unknown AGGR
UtilityControlRoom-COL-Z4T3N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T3N08-CTLFireability-15: DISJ true CTL model checker


Time elapsed: 240 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-COL-Z4T3N08"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is UtilityControlRoom-COL-Z4T3N08, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r486-tall-167912702001034"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-COL-Z4T3N08.tgz
mv UtilityControlRoom-COL-Z4T3N08 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;