About the Execution of LoLA for UtilityControlRoom-COL-Z2T3N08
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 5053.915 | 284818.00 | 270846.00 | 901.70 | T?FT???TF?F?T?TF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r486-tall-167912701900970.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is UtilityControlRoom-COL-Z2T3N08, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r486-tall-167912701900970
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 536K
-rw-r--r-- 1 mcc users 8.1K Feb 26 14:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K Feb 26 14:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Feb 26 14:40 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 26 14:40 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.4K Feb 25 17:24 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 17:24 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Feb 25 17:24 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 17:24 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Feb 26 14:47 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 156K Feb 26 14:47 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 14:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 90K Feb 26 14:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 17:24 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 17:24 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 29K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-00
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-01
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-02
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-03
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-04
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-05
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-06
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-07
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-08
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-09
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-10
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-11
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-12
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-13
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-14
FORMULA_NAME UtilityControlRoom-COL-Z2T3N08-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679263913069
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-COL-Z2T3N08
Not applying reductions.
Model is COL
CTLFireability PT
[2023-03-19 22:11:54] [INFO ] Running its-tools with arguments : [-pnfolder, ., -examination, CTLFireability, --reduce-single, STATESPACE]
[2023-03-19 22:11:54] [INFO ] Parsing pnml file : /home/mcc/execution/./model.pnml
[2023-03-19 22:11:54] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-19 22:11:54] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-19 22:11:55] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 631 ms
[2023-03-19 22:11:55] [INFO ] Imported 13 HL places and 12 HL transitions for a total of 140 PT places and 216.0 transition bindings in 17 ms.
Parsed 16 properties from file ./CTLFireability.xml in 16 ms.
[2023-03-19 22:11:55] [INFO ] Unfolded HLPN to a Petri net with 140 places and 216 transitions 680 arcs in 17 ms.
[2023-03-19 22:11:55] [INFO ] Unfolded 16 HLPN properties in 3 ms.
[2023-03-19 22:11:55] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 22:11:55] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 22:11:55] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 22:11:55] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 22:11:55] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 22:11:55] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 22:11:55] [INFO ] Reduced 8 identical enabling conditions.
Ensure Unique test removed 32 transitions
Reduce isomorphic transitions removed 32 transitions.
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
[2023-03-19 22:11:55] [INFO ] Export to MCC of 16 properties in file ./CTLFireability.STATESPACE.xml took 22 ms.
[2023-03-19 22:11:55] [INFO ] Export to PNML in file ./model.STATESPACE.pnml of net with 140 places, 168 transitions and 488 arcs took 8 ms.
Total runtime 830 ms.
starting LoLA
BK_INPUT UtilityControlRoom-COL-Z2T3N08
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution/unfCTLFireability
FORMULA UtilityControlRoom-COL-Z2T3N08-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z2T3N08-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z2T3N08-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z2T3N08-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z2T3N08-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z2T3N08-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z2T3N08-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z2T3N08-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z2T3N08-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679264197887
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/unfCTLFireability/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/unfCTLFireability/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/unfCTLFireability/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:463
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 64 (type EXCL) for 63 UtilityControlRoom-COL-Z2T3N08-CTLFireability-13
lola: time limit : 99 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 73 (type FNDP) for 6 UtilityControlRoom-COL-Z2T3N08-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 74 (type EQUN) for 6 UtilityControlRoom-COL-Z2T3N08-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 76 (type SRCH) for 6 UtilityControlRoom-COL-Z2T3N08-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 73 (type FNDP) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-02
lola: result : true
lola: fired transitions : 8
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: Created skeleton in 0.000000 secs.
lola: CANCELED task # 74 (type EQUN) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-02 (obsolete)
lola: CANCELED task # 76 (type SRCH) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-02 (obsolete)
lola: LAUNCH task # 78 (type FNDP) for 53 UtilityControlRoom-COL-Z2T3N08-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 79 (type EQUN) for 53 UtilityControlRoom-COL-Z2T3N08-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 81 (type SRCH) for 53 UtilityControlRoom-COL-Z2T3N08-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 81 (type SRCH) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-11
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 78 (type FNDP) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-11 (obsolete)
lola: CANCELED task # 79 (type EQUN) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-11 (obsolete)
lola: FINISHED task # 78 (type FNDP) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-11
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/unfCTLFireability/CTLCardinality-79.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 79 (type EQUN) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-11
lola: result : true
lola: FINISHED task # 74 (type EQUN) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-02
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 5/179 6/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-13 1220373 m, 244074 m/sec, 3383278 t fired, .
Time elapsed: 6 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 10/179 11/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-13 2255788 m, 207083 m/sec, 6596428 t fired, .
Time elapsed: 11 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 15/179 16/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-13 3219582 m, 192758 m/sec, 9736948 t fired, .
Time elapsed: 16 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 20/179 20/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-13 4116802 m, 179444 m/sec, 12751215 t fired, .
Time elapsed: 21 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 25/179 24/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-13 4970760 m, 170791 m/sec, 15694868 t fired, .
Time elapsed: 26 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 30/179 28/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-13 5801261 m, 166100 m/sec, 18610664 t fired, .
Time elapsed: 31 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 35/179 32/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-13 6602156 m, 160179 m/sec, 21466461 t fired, .
Time elapsed: 36 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 64 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 41 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 70 (type EXCL) for 69 UtilityControlRoom-COL-Z2T3N08-CTLFireability-15
lola: time limit : 187 sec
lola: memory limit: 32 pages
lola: FINISHED task # 70 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-15
lola: result : false
lola: markings : 111
lola: fired transitions : 139
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 67 (type EXCL) for 66 UtilityControlRoom-COL-Z2T3N08-CTLFireability-14
lola: time limit : 197 sec
lola: memory limit: 32 pages
lola: FINISHED task # 67 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-14
lola: result : true
lola: markings : 96
lola: fired transitions : 113
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 61 (type EXCL) for 60 UtilityControlRoom-COL-Z2T3N08-CTLFireability-12
lola: time limit : 209 sec
lola: memory limit: 32 pages
lola: FINISHED task # 61 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-12
lola: result : true
lola: markings : 784
lola: fired transitions : 924
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 56 (type EXCL) for 53 UtilityControlRoom-COL-Z2T3N08-CTLFireability-11
lola: time limit : 222 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 1 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 5/222 6/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-11 1100965 m, 220193 m/sec, 3320233 t fired, .
Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 1 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 10/222 10/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-11 2072665 m, 194340 m/sec, 6606342 t fired, .
Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 1 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 15/222 14/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-11 2899203 m, 165307 m/sec, 9891956 t fired, .
Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 1 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 20/222 18/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-11 3813811 m, 182921 m/sec, 13090911 t fired, .
Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 1 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 25/222 22/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-11 4681852 m, 173608 m/sec, 16286552 t fired, .
Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 1 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 30/222 26/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-11 5491291 m, 161887 m/sec, 19531549 t fired, .
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 1 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 35/222 29/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-11 6241647 m, 150071 m/sec, 22715494 t fired, .
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 1 0 5 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 40/222 32/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-11 6875310 m, 126732 m/sec, 25829763 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 56 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 51 (type EXCL) for 50 UtilityControlRoom-COL-Z2T3N08-CTLFireability-10
lola: time limit : 234 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-10
lola: result : false
lola: markings : 1185426
lola: fired transitions : 2467282
lola: time used : 4.000000
lola: memory pages used : 6
lola: LAUNCH task # 48 (type EXCL) for 47 UtilityControlRoom-COL-Z2T3N08-CTLFireability-09
lola: time limit : 250 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 1/250 1/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-09 188815 m, 37763 m/sec, 572546 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 6/250 7/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-09 1269022 m, 216041 m/sec, 4047924 t fired, .
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 11/250 12/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-09 2262890 m, 198773 m/sec, 7373612 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 16/250 17/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-09 3208286 m, 189079 m/sec, 10625540 t fired, .
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 21/250 22/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-09 4121770 m, 182696 m/sec, 13826071 t fired, .
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 26/250 27/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-09 5016296 m, 178905 m/sec, 16993499 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 31/250 31/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-09 5920629 m, 180866 m/sec, 20231167 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 48 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 44 UtilityControlRoom-COL-Z2T3N08-CTLFireability-08
lola: time limit : 267 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-08
lola: result : false
lola: markings : 515
lola: fired transitions : 562
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 UtilityControlRoom-COL-Z2T3N08-CTLFireability-07
lola: time limit : 289 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-07
lola: result : true
lola: markings : 125
lola: fired transitions : 132
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 30 UtilityControlRoom-COL-Z2T3N08-CTLFireability-06
lola: time limit : 315 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-06
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 UtilityControlRoom-COL-Z2T3N08-CTLFireability-05
lola: time limit : 386 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/386 5/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-05 974444 m, 194888 m/sec, 2912005 t fired, .
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/386 9/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-05 1787972 m, 162705 m/sec, 5632863 t fired, .
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/386 13/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-05 2532439 m, 148893 m/sec, 8249785 t fired, .
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/386 16/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-05 3244041 m, 142320 m/sec, 10828641 t fired, .
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/386 19/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-05 3943292 m, 139850 m/sec, 13420514 t fired, .
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/386 22/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-05 4602096 m, 131760 m/sec, 15907631 t fired, .
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 35/386 25/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-05 5251489 m, 129878 m/sec, 18397327 t fired, .
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 40/386 28/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-05 5887504 m, 127203 m/sec, 20872303 t fired, .
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 45/386 31/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-05 6514288 m, 125356 m/sec, 23331181 t fired, .
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 20 UtilityControlRoom-COL-Z2T3N08-CTLFireability-04
lola: time limit : 428 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/428 7/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-04 1148923 m, 229784 m/sec, 3582973 t fired, .
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/428 12/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-04 2216269 m, 213469 m/sec, 7019384 t fired, .
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/428 17/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-04 3217326 m, 200211 m/sec, 10318638 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/428 22/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-04 4191773 m, 194889 m/sec, 13584102 t fired, .
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/428 27/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-04 5139079 m, 189461 m/sec, 16801875 t fired, .
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/428 32/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-04 6064089 m, 185002 m/sec, 19979534 t fired, .
Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 2 0 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 23 (type EXCL) for 20 UtilityControlRoom-COL-Z2T3N08-CTLFireability-04
lola: time limit : 484 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-04
lola: result : true
lola: markings : 52
lola: fired transitions : 79
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 17 UtilityControlRoom-COL-Z2T3N08-CTLFireability-03
lola: time limit : 564 sec
lola: memory limit: 32 pages
lola: FINISHED task # 18 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-03
lola: result : true
lola: markings : 287416
lola: fired transitions : 488482
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 13 (type EXCL) for 6 UtilityControlRoom-COL-Z2T3N08-CTLFireability-02
lola: time limit : 677 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 1 0 5 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 4/677 5/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-02 984408 m, 196881 m/sec, 3504082 t fired, .
Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 13 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-02
lola: result : false
lola: markings : 1253615
lola: fired transitions : 4635654
lola: time used : 6.000000
lola: memory pages used : 6
lola: LAUNCH task # 4 (type EXCL) for 3 UtilityControlRoom-COL-Z2T3N08-CTLFireability-01
lola: time limit : 845 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 3/845 6/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-01 1083662 m, 216732 m/sec, 2766155 t fired, .
Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 8/845 12/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-01 2257884 m, 234844 m/sec, 6518980 t fired, .
Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 13/845 18/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-01 3592580 m, 266939 m/sec, 10356387 t fired, .
Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 18/845 23/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-01 4766231 m, 234730 m/sec, 14190372 t fired, .
Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 23/845 28/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-01 5767815 m, 200316 m/sec, 17870724 t fired, .
Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-COL-Z2T3N08-CTLFireability-00
lola: time limit : 1118 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-00
lola: result : true
lola: markings : 730
lola: fired transitions : 1172
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 30 UtilityControlRoom-COL-Z2T3N08-CTLFireability-06
lola: time limit : 1677 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 0 1 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 AGEF EXCL 5/1677 7/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-06 1704757 m, 340951 m/sec, 3805744 t fired, .
Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 0 1 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 AGEF EXCL 10/1677 12/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-06 3029512 m, 264951 m/sec, 7387233 t fired, .
Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 0 1 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 AGEF EXCL 15/1677 17/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-06 4234905 m, 241078 m/sec, 10919846 t fired, .
Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 0 1 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 AGEF EXCL 20/1677 21/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-06 5391036 m, 231226 m/sec, 14486059 t fired, .
Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 0 1 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 AGEF EXCL 25/1677 26/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-06 6488487 m, 219490 m/sec, 18013866 t fired, .
Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 0 1 0 4 0 0 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 AGEF EXCL 30/1677 30/32 UtilityControlRoom-COL-Z2T3N08-CTLFireability-06 7534835 m, 209269 m/sec, 21485908 t fired, .
Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 39 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ 0 1 0 0 6 0 0 2
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ 0 0 0 0 4 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ 0 0 0 0 5 0 1 1
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 9 (type EXCL) for 6 UtilityControlRoom-COL-Z2T3N08-CTLFireability-02
lola: time limit : 3319 sec
lola: memory limit: 32 pages
lola: FINISHED task # 9 (type EXCL) for UtilityControlRoom-COL-Z2T3N08-CTLFireability-02
lola: result : false
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N08-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-01: CTL unknown AGGR
UtilityControlRoom-COL-Z2T3N08-CTLFireability-02: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N08-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-04: CONJ unknown CONJ
UtilityControlRoom-COL-Z2T3N08-CTLFireability-05: CTL unknown AGGR
UtilityControlRoom-COL-Z2T3N08-CTLFireability-06: DISJ unknown DISJ
UtilityControlRoom-COL-Z2T3N08-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-09: CTL unknown AGGR
UtilityControlRoom-COL-Z2T3N08-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-11: DISJ unknown DISJ
UtilityControlRoom-COL-Z2T3N08-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-13: CTL unknown AGGR
UtilityControlRoom-COL-Z2T3N08-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N08-CTLFireability-15: CTL false CTL model checker
Time elapsed: 281 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-COL-Z2T3N08"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is UtilityControlRoom-COL-Z2T3N08, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r486-tall-167912701900970"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-COL-Z2T3N08.tgz
mv UtilityControlRoom-COL-Z2T3N08 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;