About the Execution of LoLA for Szymanski-PT-b12
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 7510.464 | 3600000.00 | 14256207.00 | 281.80 | F?TT??T?T?T??FTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r486-tall-167912701300490.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is Szymanski-PT-b12, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r486-tall-167912701300490
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.1M
-rw-r--r-- 1 mcc users 6.7K Feb 26 17:01 CTLCardinality.txt
-rw-r--r-- 1 mcc users 71K Feb 26 17:01 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Feb 26 17:00 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K Feb 26 17:00 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:19 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 17:19 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 17:19 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 17:19 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Feb 26 17:04 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 173K Feb 26 17:04 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.5K Feb 26 17:02 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 72K Feb 26 17:02 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:19 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:19 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 3.7M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Szymanski-PT-b12-CTLFireability-00
FORMULA_NAME Szymanski-PT-b12-CTLFireability-01
FORMULA_NAME Szymanski-PT-b12-CTLFireability-02
FORMULA_NAME Szymanski-PT-b12-CTLFireability-03
FORMULA_NAME Szymanski-PT-b12-CTLFireability-04
FORMULA_NAME Szymanski-PT-b12-CTLFireability-05
FORMULA_NAME Szymanski-PT-b12-CTLFireability-06
FORMULA_NAME Szymanski-PT-b12-CTLFireability-07
FORMULA_NAME Szymanski-PT-b12-CTLFireability-08
FORMULA_NAME Szymanski-PT-b12-CTLFireability-09
FORMULA_NAME Szymanski-PT-b12-CTLFireability-10
FORMULA_NAME Szymanski-PT-b12-CTLFireability-11
FORMULA_NAME Szymanski-PT-b12-CTLFireability-12
FORMULA_NAME Szymanski-PT-b12-CTLFireability-13
FORMULA_NAME Szymanski-PT-b12-CTLFireability-14
FORMULA_NAME Szymanski-PT-b12-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679227325012
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Szymanski-PT-b12
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT Szymanski-PT-b12
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA Szymanski-PT-b12-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-b12-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-b12-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-b12-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-b12-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-b12-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-b12-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-b12-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-b12-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 8680000 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16160944 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:135
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 1 (type CNST) for 0 Szymanski-PT-b12-CTLFireability-00
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 1 (type CNST) for Szymanski-PT-b12-CTLFireability-00
lola: result : false
lola: LAUNCH INITIAL
lola: LAUNCH task # 39 (type CNST) for 38 Szymanski-PT-b12-CTLFireability-10
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 39 (type CNST) for Szymanski-PT-b12-CTLFireability-10
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-06: EF 0 0 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 0 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 0 0 0 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 0 0 0 0 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 6 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Rule S: 256 transitions removed,260 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-06: EF 0 0 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 0 0 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 0 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 11 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 4 (type EXCL) for 3 Szymanski-PT-b12-CTLFireability-01
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 56 (type FNDP) for 18 Szymanski-PT-b12-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type EQUN) for 18 Szymanski-PT-b12-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type FNDP) for 44 Szymanski-PT-b12-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
sara: try reading problem file /home/mcc/execution/CTLFireability-57.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-06: EF 0 2 2 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 6 0 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 3/224 1/32 Szymanski-PT-b12-CTLFireability-01 153470 m, 30694 m/sec, 469832 t fired, .
56 EF FNDP 2/1195 0/5 Szymanski-PT-b12-CTLFireability-06 1746 t fired, 4 attempts, .
57 EF STEQ 2/1195 0/5 Szymanski-PT-b12-CTLFireability-06 sara is running.
58 EF FNDP 2/1195 0/5 Szymanski-PT-b12-CTLFireability-12 1826 t fired, 3 attempts, .
Time elapsed: 16 secs. Pages in use: 1
# running tasks: 4 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 56 (type FNDP) for Szymanski-PT-b12-CTLFireability-06
lola: result : true
lola: fired transitions : 5839
lola: tried executions : 11
lola: time used : 5.000000
lola: memory pages used : 0
lola: CANCELED task # 57 (type EQUN) for Szymanski-PT-b12-CTLFireability-06 (obsolete)
lola: LAUNCH task # 65 (type FNDP) for 27 Szymanski-PT-b12-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 66 (type EQUN) for 27 Szymanski-PT-b12-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 57 (type EQUN) for Szymanski-PT-b12-CTLFireability-06
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
sara: try reading problem file /home/mcc/execution/CTLFireability-66.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 8/239 3/32 Szymanski-PT-b12-CTLFireability-01 422264 m, 53758 m/sec, 1400661 t fired, .
58 EF FNDP 7/1788 0/5 Szymanski-PT-b12-CTLFireability-12 7903 t fired, 10 attempts, .
65 EF FNDP 2/1790 0/5 Szymanski-PT-b12-CTLFireability-09 1550 t fired, 4 attempts, .
66 EF STEQ 2/1790 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 21 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 13/239 4/32 Szymanski-PT-b12-CTLFireability-01 587196 m, 32986 m/sec, 2400439 t fired, .
58 EF FNDP 12/1786 0/5 Szymanski-PT-b12-CTLFireability-12 14021 t fired, 19 attempts, .
65 EF FNDP 7/1788 0/5 Szymanski-PT-b12-CTLFireability-09 7483 t fired, 17 attempts, .
66 EF STEQ 7/1788 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 26 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 18/239 5/32 Szymanski-PT-b12-CTLFireability-01 774102 m, 37381 m/sec, 3344609 t fired, .
58 EF FNDP 17/1781 0/5 Szymanski-PT-b12-CTLFireability-12 20110 t fired, 27 attempts, .
65 EF FNDP 12/1783 0/5 Szymanski-PT-b12-CTLFireability-09 11482 t fired, 27 attempts, .
66 EF STEQ 12/1783 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 31 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 23/239 7/32 Szymanski-PT-b12-CTLFireability-01 977405 m, 40660 m/sec, 4294291 t fired, .
58 EF FNDP 22/1776 0/5 Szymanski-PT-b12-CTLFireability-12 26217 t fired, 36 attempts, .
65 EF FNDP 17/1778 0/5 Szymanski-PT-b12-CTLFireability-09 17504 t fired, 38 attempts, .
66 EF STEQ 17/1778 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 36 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 28/239 8/32 Szymanski-PT-b12-CTLFireability-01 1167491 m, 38017 m/sec, 5314970 t fired, .
58 EF FNDP 27/1771 0/5 Szymanski-PT-b12-CTLFireability-12 32351 t fired, 44 attempts, .
65 EF FNDP 22/1773 0/5 Szymanski-PT-b12-CTLFireability-09 23584 t fired, 49 attempts, .
66 EF STEQ 22/1773 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 41 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 33/239 10/32 Szymanski-PT-b12-CTLFireability-01 1435308 m, 53563 m/sec, 6194093 t fired, .
58 EF FNDP 32/1766 0/5 Szymanski-PT-b12-CTLFireability-12 38465 t fired, 52 attempts, .
65 EF FNDP 27/1768 0/5 Szymanski-PT-b12-CTLFireability-09 29636 t fired, 60 attempts, .
66 EF STEQ 27/1768 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 46 secs. Pages in use: 10
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 38/239 11/32 Szymanski-PT-b12-CTLFireability-01 1690500 m, 51038 m/sec, 7161724 t fired, .
58 EF FNDP 37/1761 0/5 Szymanski-PT-b12-CTLFireability-12 44606 t fired, 60 attempts, .
65 EF FNDP 32/1763 0/5 Szymanski-PT-b12-CTLFireability-09 35578 t fired, 73 attempts, .
66 EF STEQ 32/1763 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 51 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 43/239 12/32 Szymanski-PT-b12-CTLFireability-01 1861996 m, 34299 m/sec, 8170528 t fired, .
58 EF FNDP 42/1756 0/5 Szymanski-PT-b12-CTLFireability-12 50730 t fired, 68 attempts, .
65 EF FNDP 37/1758 0/5 Szymanski-PT-b12-CTLFireability-09 41739 t fired, 82 attempts, .
66 EF STEQ 37/1758 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 56 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 48/239 13/32 Szymanski-PT-b12-CTLFireability-01 2013795 m, 30359 m/sec, 9224301 t fired, .
58 EF FNDP 47/1751 0/5 Szymanski-PT-b12-CTLFireability-12 56881 t fired, 76 attempts, .
65 EF FNDP 42/1753 0/5 Szymanski-PT-b12-CTLFireability-09 47838 t fired, 92 attempts, .
66 EF STEQ 42/1753 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 61 secs. Pages in use: 13
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 53/239 14/32 Szymanski-PT-b12-CTLFireability-01 2160513 m, 29343 m/sec, 10350148 t fired, .
58 EF FNDP 52/1746 0/5 Szymanski-PT-b12-CTLFireability-12 63079 t fired, 84 attempts, .
65 EF FNDP 47/1748 0/5 Szymanski-PT-b12-CTLFireability-09 53887 t fired, 104 attempts, .
66 EF STEQ 47/1748 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 66 secs. Pages in use: 14
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 58/239 15/32 Szymanski-PT-b12-CTLFireability-01 2302878 m, 28473 m/sec, 11471304 t fired, .
58 EF FNDP 57/1741 0/5 Szymanski-PT-b12-CTLFireability-12 69217 t fired, 93 attempts, .
65 EF FNDP 52/1743 0/5 Szymanski-PT-b12-CTLFireability-09 60004 t fired, 113 attempts, .
66 EF STEQ 52/1743 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 71 secs. Pages in use: 15
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 63/239 16/32 Szymanski-PT-b12-CTLFireability-01 2445072 m, 28438 m/sec, 12599711 t fired, .
58 EF FNDP 62/1736 0/5 Szymanski-PT-b12-CTLFireability-12 75312 t fired, 103 attempts, .
65 EF FNDP 57/1738 0/5 Szymanski-PT-b12-CTLFireability-09 66346 t fired, 118 attempts, .
66 EF STEQ 57/1738 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 76 secs. Pages in use: 16
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 68/239 17/32 Szymanski-PT-b12-CTLFireability-01 2591876 m, 29360 m/sec, 13720694 t fired, .
58 EF FNDP 67/1731 0/5 Szymanski-PT-b12-CTLFireability-12 81459 t fired, 110 attempts, .
65 EF FNDP 62/1733 0/5 Szymanski-PT-b12-CTLFireability-09 72439 t fired, 128 attempts, .
66 EF STEQ 62/1733 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 81 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 73/239 17/32 Szymanski-PT-b12-CTLFireability-01 2735368 m, 28698 m/sec, 14830106 t fired, .
58 EF FNDP 72/1726 0/5 Szymanski-PT-b12-CTLFireability-12 87610 t fired, 118 attempts, .
65 EF FNDP 67/1728 0/5 Szymanski-PT-b12-CTLFireability-09 78549 t fired, 138 attempts, .
66 EF STEQ 67/1728 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 86 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 78/239 18/32 Szymanski-PT-b12-CTLFireability-01 2879698 m, 28866 m/sec, 15989307 t fired, .
58 EF FNDP 77/1721 0/5 Szymanski-PT-b12-CTLFireability-12 93825 t fired, 124 attempts, .
65 EF FNDP 72/1723 0/5 Szymanski-PT-b12-CTLFireability-09 84726 t fired, 146 attempts, .
66 EF STEQ 72/1723 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 91 secs. Pages in use: 18
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 83/239 19/32 Szymanski-PT-b12-CTLFireability-01 3024253 m, 28911 m/sec, 17113205 t fired, .
58 EF FNDP 82/1716 0/5 Szymanski-PT-b12-CTLFireability-12 100031 t fired, 132 attempts, .
65 EF FNDP 77/1718 0/5 Szymanski-PT-b12-CTLFireability-09 90863 t fired, 155 attempts, .
66 EF STEQ 77/1718 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 96 secs. Pages in use: 19
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 88/239 20/32 Szymanski-PT-b12-CTLFireability-01 3164459 m, 28041 m/sec, 18221252 t fired, .
58 EF FNDP 87/1711 0/5 Szymanski-PT-b12-CTLFireability-12 106220 t fired, 139 attempts, .
65 EF FNDP 82/1713 0/5 Szymanski-PT-b12-CTLFireability-09 96910 t fired, 166 attempts, .
66 EF STEQ 82/1713 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 101 secs. Pages in use: 20
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 93/239 21/32 Szymanski-PT-b12-CTLFireability-01 3265391 m, 20186 m/sec, 19016517 t fired, .
58 EF FNDP 92/1706 0/5 Szymanski-PT-b12-CTLFireability-12 112421 t fired, 147 attempts, .
65 EF FNDP 87/1708 0/5 Szymanski-PT-b12-CTLFireability-09 101299 t fired, 169 attempts, .
66 EF STEQ 87/1708 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 106 secs. Pages in use: 21
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 98/239 21/32 Szymanski-PT-b12-CTLFireability-01 3404725 m, 27866 m/sec, 20163877 t fired, .
58 EF FNDP 97/1701 0/5 Szymanski-PT-b12-CTLFireability-12 118572 t fired, 154 attempts, .
65 EF FNDP 92/1703 0/5 Szymanski-PT-b12-CTLFireability-09 107390 t fired, 180 attempts, .
66 EF STEQ 92/1703 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 111 secs. Pages in use: 21
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 103/239 22/32 Szymanski-PT-b12-CTLFireability-01 3573013 m, 33657 m/sec, 21260747 t fired, .
58 EF FNDP 102/1696 0/5 Szymanski-PT-b12-CTLFireability-12 124770 t fired, 162 attempts, .
65 EF FNDP 97/1698 0/5 Szymanski-PT-b12-CTLFireability-09 113592 t fired, 187 attempts, .
66 EF STEQ 97/1698 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 116 secs. Pages in use: 22
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 108/239 24/32 Szymanski-PT-b12-CTLFireability-01 3860233 m, 57444 m/sec, 22127529 t fired, .
58 EF FNDP 107/1691 0/5 Szymanski-PT-b12-CTLFireability-12 130945 t fired, 170 attempts, .
65 EF FNDP 102/1693 0/5 Szymanski-PT-b12-CTLFireability-09 119713 t fired, 197 attempts, .
66 EF STEQ 102/1693 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 121 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 113/239 26/32 Szymanski-PT-b12-CTLFireability-01 4144628 m, 56879 m/sec, 22991524 t fired, .
58 EF FNDP 112/1686 0/5 Szymanski-PT-b12-CTLFireability-12 137084 t fired, 179 attempts, .
65 EF FNDP 107/1688 0/5 Szymanski-PT-b12-CTLFireability-09 125827 t fired, 206 attempts, .
66 EF STEQ 107/1688 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 126 secs. Pages in use: 26
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 118/239 27/32 Szymanski-PT-b12-CTLFireability-01 4362563 m, 43587 m/sec, 24003555 t fired, .
58 EF FNDP 117/1681 0/5 Szymanski-PT-b12-CTLFireability-12 143201 t fired, 187 attempts, .
65 EF FNDP 112/1683 0/5 Szymanski-PT-b12-CTLFireability-09 132030 t fired, 213 attempts, .
66 EF STEQ 112/1683 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 131 secs. Pages in use: 27
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 123/239 29/32 Szymanski-PT-b12-CTLFireability-01 4564310 m, 40349 m/sec, 25043139 t fired, .
58 EF FNDP 122/1676 0/5 Szymanski-PT-b12-CTLFireability-12 149297 t fired, 197 attempts, .
65 EF FNDP 117/1678 0/5 Szymanski-PT-b12-CTLFireability-09 138214 t fired, 220 attempts, .
66 EF STEQ 117/1678 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 136 secs. Pages in use: 29
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 128/239 30/32 Szymanski-PT-b12-CTLFireability-01 4810811 m, 49300 m/sec, 26042836 t fired, .
58 EF FNDP 127/1671 0/5 Szymanski-PT-b12-CTLFireability-12 155450 t fired, 206 attempts, .
65 EF FNDP 122/1673 0/5 Szymanski-PT-b12-CTLFireability-09 144289 t fired, 230 attempts, .
66 EF STEQ 122/1673 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 141 secs. Pages in use: 30
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 133/239 32/32 Szymanski-PT-b12-CTLFireability-01 5048102 m, 47458 m/sec, 27050327 t fired, .
58 EF FNDP 132/1666 0/5 Szymanski-PT-b12-CTLFireability-12 161642 t fired, 213 attempts, .
65 EF FNDP 127/1668 0/5 Szymanski-PT-b12-CTLFireability-09 150447 t fired, 238 attempts, .
66 EF STEQ 127/1668 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for Szymanski-PT-b12-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 137/1661 0/5 Szymanski-PT-b12-CTLFireability-12 167826 t fired, 221 attempts, .
65 EF FNDP 132/1663 0/5 Szymanski-PT-b12-CTLFireability-09 156564 t fired, 247 attempts, .
66 EF STEQ 132/1663 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL) for 53 Szymanski-PT-b12-CTLFireability-15
lola: time limit : 246 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for Szymanski-PT-b12-CTLFireability-15
lola: result : true
lola: markings : 271
lola: fired transitions : 443
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 Szymanski-PT-b12-CTLFireability-13
lola: time limit : 265 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for Szymanski-PT-b12-CTLFireability-13
lola: result : false
lola: markings : 33
lola: fired transitions : 66
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 Szymanski-PT-b12-CTLFireability-11
lola: time limit : 287 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/287 2/32 Szymanski-PT-b12-CTLFireability-11 277434 m, 55486 m/sec, 894834 t fired, .
58 EF FNDP 142/1656 0/5 Szymanski-PT-b12-CTLFireability-12 173965 t fired, 230 attempts, .
65 EF FNDP 137/1658 0/5 Szymanski-PT-b12-CTLFireability-09 162761 t fired, 254 attempts, .
66 EF STEQ 137/1658 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/287 4/32 Szymanski-PT-b12-CTLFireability-11 505730 m, 45659 m/sec, 1857772 t fired, .
58 EF FNDP 147/1651 0/5 Szymanski-PT-b12-CTLFireability-12 180144 t fired, 238 attempts, .
65 EF FNDP 142/1653 0/5 Szymanski-PT-b12-CTLFireability-09 169016 t fired, 258 attempts, .
66 EF STEQ 142/1653 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 15/287 5/32 Szymanski-PT-b12-CTLFireability-11 665375 m, 31929 m/sec, 2891546 t fired, .
58 EF FNDP 152/1646 0/5 Szymanski-PT-b12-CTLFireability-12 186290 t fired, 247 attempts, .
65 EF FNDP 147/1648 0/5 Szymanski-PT-b12-CTLFireability-09 175336 t fired, 263 attempts, .
66 EF STEQ 147/1648 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 20/287 6/32 Szymanski-PT-b12-CTLFireability-11 861245 m, 39174 m/sec, 3877017 t fired, .
58 EF FNDP 157/1641 0/5 Szymanski-PT-b12-CTLFireability-12 192428 t fired, 254 attempts, .
65 EF FNDP 152/1643 0/5 Szymanski-PT-b12-CTLFireability-09 181459 t fired, 271 attempts, .
66 EF STEQ 152/1643 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 25/287 7/32 Szymanski-PT-b12-CTLFireability-11 1056212 m, 38993 m/sec, 4855613 t fired, .
58 EF FNDP 162/1636 0/5 Szymanski-PT-b12-CTLFireability-12 198560 t fired, 263 attempts, .
65 EF FNDP 157/1638 0/5 Szymanski-PT-b12-CTLFireability-09 187650 t fired, 278 attempts, .
66 EF STEQ 157/1638 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 30/287 9/32 Szymanski-PT-b12-CTLFireability-11 1310220 m, 50801 m/sec, 5769708 t fired, .
58 EF FNDP 167/1631 0/5 Szymanski-PT-b12-CTLFireability-12 204710 t fired, 271 attempts, .
65 EF FNDP 162/1633 0/5 Szymanski-PT-b12-CTLFireability-09 193846 t fired, 285 attempts, .
66 EF STEQ 162/1633 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 35/287 11/32 Szymanski-PT-b12-CTLFireability-11 1575281 m, 53012 m/sec, 6712881 t fired, .
58 EF FNDP 172/1626 0/5 Szymanski-PT-b12-CTLFireability-12 210858 t fired, 279 attempts, .
65 EF FNDP 167/1628 0/5 Szymanski-PT-b12-CTLFireability-09 199998 t fired, 293 attempts, .
66 EF STEQ 167/1628 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 40/287 12/32 Szymanski-PT-b12-CTLFireability-11 1789454 m, 42834 m/sec, 7653893 t fired, .
58 EF FNDP 177/1621 0/5 Szymanski-PT-b12-CTLFireability-12 216978 t fired, 288 attempts, .
65 EF FNDP 172/1623 0/5 Szymanski-PT-b12-CTLFireability-09 206255 t fired, 299 attempts, .
66 EF STEQ 172/1623 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 45/287 13/32 Szymanski-PT-b12-CTLFireability-11 1941863 m, 30481 m/sec, 8722618 t fired, .
58 EF FNDP 182/1616 0/5 Szymanski-PT-b12-CTLFireability-12 223143 t fired, 296 attempts, .
65 EF FNDP 177/1618 0/5 Szymanski-PT-b12-CTLFireability-09 212546 t fired, 304 attempts, .
66 EF STEQ 177/1618 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 50/287 14/32 Szymanski-PT-b12-CTLFireability-11 2090306 m, 29688 m/sec, 9799100 t fired, .
58 EF FNDP 187/1611 0/5 Szymanski-PT-b12-CTLFireability-12 229328 t fired, 304 attempts, .
65 EF FNDP 182/1613 0/5 Szymanski-PT-b12-CTLFireability-09 218714 t fired, 312 attempts, .
66 EF STEQ 182/1613 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 55/287 15/32 Szymanski-PT-b12-CTLFireability-11 2232580 m, 28454 m/sec, 10918844 t fired, .
58 EF FNDP 192/1606 0/5 Szymanski-PT-b12-CTLFireability-12 235440 t fired, 313 attempts, .
65 EF FNDP 187/1608 0/5 Szymanski-PT-b12-CTLFireability-09 225153 t fired, 314 attempts, .
66 EF STEQ 187/1608 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 206 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 60/287 15/32 Szymanski-PT-b12-CTLFireability-11 2375868 m, 28657 m/sec, 12057826 t fired, .
58 EF FNDP 197/1601 0/5 Szymanski-PT-b12-CTLFireability-12 241628 t fired, 321 attempts, .
65 EF FNDP 192/1603 0/5 Szymanski-PT-b12-CTLFireability-09 231431 t fired, 319 attempts, .
66 EF STEQ 192/1603 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 211 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 65/287 16/32 Szymanski-PT-b12-CTLFireability-11 2521284 m, 29083 m/sec, 13148481 t fired, .
58 EF FNDP 202/1596 0/5 Szymanski-PT-b12-CTLFireability-12 247797 t fired, 329 attempts, .
65 EF FNDP 197/1598 0/5 Szymanski-PT-b12-CTLFireability-09 237656 t fired, 325 attempts, .
66 EF STEQ 197/1598 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 216 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 70/287 17/32 Szymanski-PT-b12-CTLFireability-11 2664162 m, 28575 m/sec, 14265903 t fired, .
58 EF FNDP 207/1591 0/5 Szymanski-PT-b12-CTLFireability-12 253937 t fired, 337 attempts, .
65 EF FNDP 202/1593 0/5 Szymanski-PT-b12-CTLFireability-09 243756 t fired, 334 attempts, .
66 EF STEQ 202/1593 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 221 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 75/287 18/32 Szymanski-PT-b12-CTLFireability-11 2807005 m, 28568 m/sec, 15399814 t fired, .
58 EF FNDP 212/1586 0/5 Szymanski-PT-b12-CTLFireability-12 260116 t fired, 345 attempts, .
65 EF FNDP 207/1588 0/5 Szymanski-PT-b12-CTLFireability-09 249894 t fired, 342 attempts, .
66 EF STEQ 207/1588 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 226 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 80/287 19/32 Szymanski-PT-b12-CTLFireability-11 2951321 m, 28863 m/sec, 16544289 t fired, .
58 EF FNDP 217/1581 0/5 Szymanski-PT-b12-CTLFireability-12 266256 t fired, 354 attempts, .
65 EF FNDP 212/1583 0/5 Szymanski-PT-b12-CTLFireability-09 256050 t fired, 349 attempts, .
66 EF STEQ 212/1583 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 231 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 85/287 20/32 Szymanski-PT-b12-CTLFireability-11 3093641 m, 28464 m/sec, 17644582 t fired, .
58 EF FNDP 222/1576 0/5 Szymanski-PT-b12-CTLFireability-12 272334 t fired, 363 attempts, .
65 EF FNDP 217/1578 0/5 Szymanski-PT-b12-CTLFireability-09 262217 t fired, 356 attempts, .
66 EF STEQ 217/1578 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 236 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 90/287 20/32 Szymanski-PT-b12-CTLFireability-11 3234188 m, 28109 m/sec, 18770028 t fired, .
58 EF FNDP 227/1571 0/5 Szymanski-PT-b12-CTLFireability-12 278468 t fired, 371 attempts, .
65 EF FNDP 222/1573 0/5 Szymanski-PT-b12-CTLFireability-09 268392 t fired, 362 attempts, .
66 EF STEQ 222/1573 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 241 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 95/287 21/32 Szymanski-PT-b12-CTLFireability-11 3375244 m, 28211 m/sec, 19900916 t fired, .
58 EF FNDP 232/1566 0/5 Szymanski-PT-b12-CTLFireability-12 284628 t fired, 379 attempts, .
65 EF FNDP 227/1568 0/5 Szymanski-PT-b12-CTLFireability-09 274517 t fired, 370 attempts, .
66 EF STEQ 227/1568 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 246 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 100/287 22/32 Szymanski-PT-b12-CTLFireability-11 3512522 m, 27455 m/sec, 21066468 t fired, .
58 EF FNDP 237/1561 0/5 Szymanski-PT-b12-CTLFireability-12 290801 t fired, 386 attempts, .
65 EF FNDP 232/1563 0/5 Szymanski-PT-b12-CTLFireability-09 280603 t fired, 379 attempts, .
66 EF STEQ 232/1563 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 251 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 105/287 24/32 Szymanski-PT-b12-CTLFireability-11 3793854 m, 56266 m/sec, 21897285 t fired, .
58 EF FNDP 242/1556 0/5 Szymanski-PT-b12-CTLFireability-12 296852 t fired, 394 attempts, .
65 EF FNDP 237/1558 0/5 Szymanski-PT-b12-CTLFireability-09 286532 t fired, 389 attempts, .
66 EF STEQ 237/1558 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 256 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 110/287 26/32 Szymanski-PT-b12-CTLFireability-11 4087695 m, 58768 m/sec, 22775157 t fired, .
58 EF FNDP 247/1551 0/5 Szymanski-PT-b12-CTLFireability-12 302945 t fired, 402 attempts, .
65 EF FNDP 242/1553 0/5 Szymanski-PT-b12-CTLFireability-09 292708 t fired, 396 attempts, .
66 EF STEQ 242/1553 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 261 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 115/287 27/32 Szymanski-PT-b12-CTLFireability-11 4327611 m, 47983 m/sec, 23734978 t fired, .
58 EF FNDP 252/1546 0/5 Szymanski-PT-b12-CTLFireability-12 308982 t fired, 410 attempts, .
65 EF FNDP 247/1548 0/5 Szymanski-PT-b12-CTLFireability-09 298809 t fired, 404 attempts, .
66 EF STEQ 247/1548 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 266 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 120/287 28/32 Szymanski-PT-b12-CTLFireability-11 4512007 m, 36879 m/sec, 24771636 t fired, .
58 EF FNDP 257/1541 0/5 Szymanski-PT-b12-CTLFireability-12 315023 t fired, 417 attempts, .
65 EF FNDP 252/1543 0/5 Szymanski-PT-b12-CTLFireability-09 305054 t fired, 409 attempts, .
66 EF STEQ 252/1543 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 271 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 125/287 30/32 Szymanski-PT-b12-CTLFireability-11 4741592 m, 45917 m/sec, 25777021 t fired, .
58 EF FNDP 262/1536 0/5 Szymanski-PT-b12-CTLFireability-12 321019 t fired, 425 attempts, .
65 EF FNDP 257/1538 0/5 Szymanski-PT-b12-CTLFireability-09 311191 t fired, 417 attempts, .
66 EF STEQ 257/1538 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 276 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 130/287 31/32 Szymanski-PT-b12-CTLFireability-11 4983257 m, 48333 m/sec, 26752081 t fired, .
58 EF FNDP 267/1531 0/5 Szymanski-PT-b12-CTLFireability-12 326994 t fired, 433 attempts, .
65 EF FNDP 262/1533 0/5 Szymanski-PT-b12-CTLFireability-09 317329 t fired, 424 attempts, .
66 EF STEQ 262/1533 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 281 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 135/287 32/32 Szymanski-PT-b12-CTLFireability-11 5185684 m, 40485 m/sec, 27821518 t fired, .
58 EF FNDP 272/1526 0/5 Szymanski-PT-b12-CTLFireability-12 332923 t fired, 440 attempts, .
65 EF FNDP 267/1528 0/5 Szymanski-PT-b12-CTLFireability-09 323386 t fired, 432 attempts, .
66 EF STEQ 267/1528 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 286 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 42 (type EXCL) for Szymanski-PT-b12-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 277/1521 0/5 Szymanski-PT-b12-CTLFireability-12 338927 t fired, 447 attempts, .
65 EF FNDP 272/1523 0/5 Szymanski-PT-b12-CTLFireability-09 329458 t fired, 441 attempts, .
66 EF STEQ 272/1523 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 291 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 Szymanski-PT-b12-CTLFireability-08
lola: time limit : 300 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for Szymanski-PT-b12-CTLFireability-08
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 Szymanski-PT-b12-CTLFireability-05
lola: time limit : 330 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/330 2/32 Szymanski-PT-b12-CTLFireability-05 242280 m, 48456 m/sec, 1020764 t fired, .
58 EF FNDP 282/1516 0/5 Szymanski-PT-b12-CTLFireability-12 344919 t fired, 454 attempts, .
65 EF FNDP 277/1518 0/5 Szymanski-PT-b12-CTLFireability-09 335632 t fired, 446 attempts, .
66 EF STEQ 277/1518 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 296 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/330 3/32 Szymanski-PT-b12-CTLFireability-05 463014 m, 44146 m/sec, 2062447 t fired, .
58 EF FNDP 287/1511 0/5 Szymanski-PT-b12-CTLFireability-12 350897 t fired, 461 attempts, .
65 EF FNDP 282/1513 0/5 Szymanski-PT-b12-CTLFireability-09 341680 t fired, 455 attempts, .
66 EF STEQ 282/1513 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 301 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/330 4/32 Szymanski-PT-b12-CTLFireability-05 607758 m, 28948 m/sec, 3148594 t fired, .
58 EF FNDP 292/1506 0/5 Szymanski-PT-b12-CTLFireability-12 356874 t fired, 469 attempts, .
65 EF FNDP 287/1508 0/5 Szymanski-PT-b12-CTLFireability-09 347844 t fired, 462 attempts, .
66 EF STEQ 287/1508 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 306 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/330 5/32 Szymanski-PT-b12-CTLFireability-05 742024 m, 26853 m/sec, 3934122 t fired, .
58 EF FNDP 297/1501 0/5 Szymanski-PT-b12-CTLFireability-12 362567 t fired, 475 attempts, .
65 EF FNDP 292/1503 0/5 Szymanski-PT-b12-CTLFireability-09 353981 t fired, 469 attempts, .
66 EF STEQ 292/1503 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 311 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/330 6/32 Szymanski-PT-b12-CTLFireability-05 825036 m, 16602 m/sec, 4455531 t fired, .
58 EF FNDP 302/1496 0/5 Szymanski-PT-b12-CTLFireability-12 367534 t fired, 481 attempts, .
65 EF FNDP 297/1498 0/5 Szymanski-PT-b12-CTLFireability-09 360158 t fired, 476 attempts, .
66 EF STEQ 297/1498 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 316 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 30/330 6/32 Szymanski-PT-b12-CTLFireability-05 911745 m, 17341 m/sec, 5050323 t fired, .
58 EF FNDP 307/1491 0/5 Szymanski-PT-b12-CTLFireability-12 370804 t fired, 485 attempts, .
65 EF FNDP 302/1493 0/5 Szymanski-PT-b12-CTLFireability-09 366437 t fired, 480 attempts, .
66 EF STEQ 302/1493 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 321 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 35/330 8/32 Szymanski-PT-b12-CTLFireability-05 1092680 m, 36187 m/sec, 6109267 t fired, .
58 EF FNDP 312/1486 0/5 Szymanski-PT-b12-CTLFireability-12 376767 t fired, 493 attempts, .
65 EF FNDP 307/1488 0/5 Szymanski-PT-b12-CTLFireability-09 372748 t fired, 483 attempts, .
66 EF STEQ 307/1488 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 326 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 40/330 9/32 Szymanski-PT-b12-CTLFireability-05 1251969 m, 31857 m/sec, 6809670 t fired, .
58 EF FNDP 317/1481 0/5 Szymanski-PT-b12-CTLFireability-12 382707 t fired, 501 attempts, .
65 EF FNDP 312/1483 0/5 Szymanski-PT-b12-CTLFireability-09 378888 t fired, 490 attempts, .
66 EF STEQ 312/1483 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 331 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 45/330 9/32 Szymanski-PT-b12-CTLFireability-05 1365240 m, 22654 m/sec, 7324069 t fired, .
58 EF FNDP 322/1476 0/5 Szymanski-PT-b12-CTLFireability-12 388706 t fired, 509 attempts, .
65 EF FNDP 317/1478 0/5 Szymanski-PT-b12-CTLFireability-09 385129 t fired, 495 attempts, .
66 EF STEQ 317/1478 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 336 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 50/330 10/32 Szymanski-PT-b12-CTLFireability-05 1479293 m, 22810 m/sec, 7831857 t fired, .
58 EF FNDP 327/1471 0/5 Szymanski-PT-b12-CTLFireability-12 394691 t fired, 515 attempts, .
65 EF FNDP 322/1473 0/5 Szymanski-PT-b12-CTLFireability-09 391552 t fired, 497 attempts, .
66 EF STEQ 322/1473 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 341 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 55/330 11/32 Szymanski-PT-b12-CTLFireability-05 1598211 m, 23783 m/sec, 8373653 t fired, .
58 EF FNDP 332/1466 0/5 Szymanski-PT-b12-CTLFireability-12 400689 t fired, 523 attempts, .
65 EF FNDP 327/1468 0/5 Szymanski-PT-b12-CTLFireability-09 397881 t fired, 501 attempts, .
66 EF STEQ 327/1468 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 346 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 60/330 11/32 Szymanski-PT-b12-CTLFireability-05 1697344 m, 19826 m/sec, 8909818 t fired, .
58 EF FNDP 337/1461 0/5 Szymanski-PT-b12-CTLFireability-12 405305 t fired, 528 attempts, .
65 EF FNDP 332/1463 0/5 Szymanski-PT-b12-CTLFireability-09 404145 t fired, 505 attempts, .
66 EF STEQ 332/1463 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 351 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 65/330 12/32 Szymanski-PT-b12-CTLFireability-05 1785888 m, 17708 m/sec, 9410043 t fired, .
58 EF FNDP 342/1456 0/5 Szymanski-PT-b12-CTLFireability-12 408287 t fired, 532 attempts, .
65 EF FNDP 337/1458 0/5 Szymanski-PT-b12-CTLFireability-09 410310 t fired, 512 attempts, .
66 EF STEQ 337/1458 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 356 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 70/330 12/32 Szymanski-PT-b12-CTLFireability-05 1855698 m, 13962 m/sec, 9979891 t fired, .
58 EF FNDP 347/1451 0/5 Szymanski-PT-b12-CTLFireability-12 411246 t fired, 536 attempts, .
65 EF FNDP 342/1453 0/5 Szymanski-PT-b12-CTLFireability-09 416516 t fired, 518 attempts, .
66 EF STEQ 342/1453 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 361 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 75/330 13/32 Szymanski-PT-b12-CTLFireability-05 1924660 m, 13792 m/sec, 10538644 t fired, .
58 EF FNDP 352/1446 0/5 Szymanski-PT-b12-CTLFireability-12 414228 t fired, 540 attempts, .
65 EF FNDP 347/1448 0/5 Szymanski-PT-b12-CTLFireability-09 422619 t fired, 526 attempts, .
66 EF STEQ 347/1448 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 366 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 80/330 13/32 Szymanski-PT-b12-CTLFireability-05 2000501 m, 15168 m/sec, 11130571 t fired, .
58 EF FNDP 357/1441 0/5 Szymanski-PT-b12-CTLFireability-12 417239 t fired, 543 attempts, .
65 EF FNDP 352/1443 0/5 Szymanski-PT-b12-CTLFireability-09 428812 t fired, 532 attempts, .
66 EF STEQ 352/1443 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 371 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 85/330 14/32 Szymanski-PT-b12-CTLFireability-05 2072460 m, 14391 m/sec, 11728847 t fired, .
58 EF FNDP 362/1436 0/5 Szymanski-PT-b12-CTLFireability-12 420372 t fired, 547 attempts, .
65 EF FNDP 357/1438 0/5 Szymanski-PT-b12-CTLFireability-09 435054 t fired, 538 attempts, .
66 EF STEQ 357/1438 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 376 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 90/330 14/32 Szymanski-PT-b12-CTLFireability-05 2137392 m, 12986 m/sec, 12314798 t fired, .
58 EF FNDP 367/1431 0/5 Szymanski-PT-b12-CTLFireability-12 423339 t fired, 550 attempts, .
65 EF FNDP 362/1433 0/5 Szymanski-PT-b12-CTLFireability-09 441177 t fired, 546 attempts, .
66 EF STEQ 362/1433 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 381 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 95/330 15/32 Szymanski-PT-b12-CTLFireability-05 2239794 m, 20480 m/sec, 13218343 t fired, .
58 EF FNDP 372/1426 0/5 Szymanski-PT-b12-CTLFireability-12 428185 t fired, 556 attempts, .
65 EF FNDP 367/1428 0/5 Szymanski-PT-b12-CTLFireability-09 447013 t fired, 550 attempts, .
66 EF STEQ 367/1428 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 386 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 100/330 15/32 Szymanski-PT-b12-CTLFireability-05 2361206 m, 24282 m/sec, 14301645 t fired, .
58 EF FNDP 377/1421 0/5 Szymanski-PT-b12-CTLFireability-12 431252 t fired, 560 attempts, .
65 EF FNDP 372/1423 0/5 Szymanski-PT-b12-CTLFireability-09 452708 t fired, 557 attempts, .
66 EF STEQ 372/1423 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 391 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 105/330 16/32 Szymanski-PT-b12-CTLFireability-05 2427839 m, 13326 m/sec, 14888431 t fired, .
58 EF FNDP 382/1416 0/5 Szymanski-PT-b12-CTLFireability-12 434284 t fired, 564 attempts, .
65 EF FNDP 377/1418 0/5 Szymanski-PT-b12-CTLFireability-09 458359 t fired, 563 attempts, .
66 EF STEQ 377/1418 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 396 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 110/330 16/32 Szymanski-PT-b12-CTLFireability-05 2525200 m, 19472 m/sec, 15710108 t fired, .
58 EF FNDP 387/1411 0/5 Szymanski-PT-b12-CTLFireability-12 437915 t fired, 569 attempts, .
65 EF FNDP 382/1413 0/5 Szymanski-PT-b12-CTLFireability-09 463486 t fired, 566 attempts, .
66 EF STEQ 382/1413 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 401 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 115/330 17/32 Szymanski-PT-b12-CTLFireability-05 2624256 m, 19811 m/sec, 16588100 t fired, .
58 EF FNDP 392/1406 0/5 Szymanski-PT-b12-CTLFireability-12 441883 t fired, 574 attempts, .
65 EF FNDP 387/1408 0/5 Szymanski-PT-b12-CTLFireability-09 467629 t fired, 571 attempts, .
66 EF STEQ 387/1408 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 406 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 120/330 17/32 Szymanski-PT-b12-CTLFireability-05 2710382 m, 17225 m/sec, 17364865 t fired, .
58 EF FNDP 397/1401 0/5 Szymanski-PT-b12-CTLFireability-12 445551 t fired, 579 attempts, .
65 EF FNDP 392/1403 0/5 Szymanski-PT-b12-CTLFireability-09 472173 t fired, 575 attempts, .
66 EF STEQ 392/1403 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 411 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 125/330 18/32 Szymanski-PT-b12-CTLFireability-05 2796455 m, 17214 m/sec, 18108078 t fired, .
58 EF FNDP 402/1396 0/5 Szymanski-PT-b12-CTLFireability-12 450924 t fired, 586 attempts, .
65 EF FNDP 397/1398 0/5 Szymanski-PT-b12-CTLFireability-09 475250 t fired, 580 attempts, .
66 EF STEQ 397/1398 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 416 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 130/330 19/32 Szymanski-PT-b12-CTLFireability-05 2908866 m, 22482 m/sec, 19118588 t fired, .
58 EF FNDP 407/1391 0/5 Szymanski-PT-b12-CTLFireability-12 453980 t fired, 590 attempts, .
65 EF FNDP 402/1393 0/5 Szymanski-PT-b12-CTLFireability-09 479394 t fired, 582 attempts, .
66 EF STEQ 402/1393 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 421 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 135/330 19/32 Szymanski-PT-b12-CTLFireability-05 2975000 m, 13226 m/sec, 19710314 t fired, .
58 EF FNDP 412/1386 0/5 Szymanski-PT-b12-CTLFireability-12 459319 t fired, 598 attempts, .
65 EF FNDP 407/1388 0/5 Szymanski-PT-b12-CTLFireability-09 485539 t fired, 588 attempts, .
66 EF STEQ 407/1388 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 426 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 140/330 19/32 Szymanski-PT-b12-CTLFireability-05 3068560 m, 18712 m/sec, 20512396 t fired, .
58 EF FNDP 417/1381 0/5 Szymanski-PT-b12-CTLFireability-12 463834 t fired, 604 attempts, .
65 EF FNDP 412/1383 0/5 Szymanski-PT-b12-CTLFireability-09 491710 t fired, 594 attempts, .
66 EF STEQ 412/1383 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 431 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 145/330 20/32 Szymanski-PT-b12-CTLFireability-05 3196655 m, 25619 m/sec, 21662554 t fired, .
58 EF FNDP 422/1376 0/5 Szymanski-PT-b12-CTLFireability-12 466791 t fired, 608 attempts, .
65 EF FNDP 417/1378 0/5 Szymanski-PT-b12-CTLFireability-09 497791 t fired, 602 attempts, .
66 EF STEQ 417/1378 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 436 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 150/330 21/32 Szymanski-PT-b12-CTLFireability-05 3326661 m, 26001 m/sec, 22815354 t fired, .
58 EF FNDP 427/1371 0/5 Szymanski-PT-b12-CTLFireability-12 469754 t fired, 612 attempts, .
65 EF FNDP 422/1373 0/5 Szymanski-PT-b12-CTLFireability-09 503886 t fired, 610 attempts, .
66 EF STEQ 422/1373 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 441 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 155/330 22/32 Szymanski-PT-b12-CTLFireability-05 3451115 m, 24890 m/sec, 24006952 t fired, .
58 EF FNDP 432/1366 0/5 Szymanski-PT-b12-CTLFireability-12 472715 t fired, 615 attempts, .
65 EF FNDP 427/1368 0/5 Szymanski-PT-b12-CTLFireability-09 509981 t fired, 617 attempts, .
66 EF STEQ 427/1368 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 446 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 160/330 23/32 Szymanski-PT-b12-CTLFireability-05 3599013 m, 29579 m/sec, 24913308 t fired, .
58 EF FNDP 437/1361 0/5 Szymanski-PT-b12-CTLFireability-12 475855 t fired, 619 attempts, .
65 EF FNDP 432/1363 0/5 Szymanski-PT-b12-CTLFireability-09 516137 t fired, 624 attempts, .
66 EF STEQ 432/1363 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 451 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 165/330 23/32 Szymanski-PT-b12-CTLFireability-05 3725276 m, 25252 m/sec, 25449655 t fired, .
58 EF FNDP 442/1356 0/5 Szymanski-PT-b12-CTLFireability-12 478795 t fired, 624 attempts, .
65 EF FNDP 437/1358 0/5 Szymanski-PT-b12-CTLFireability-09 522337 t fired, 630 attempts, .
66 EF STEQ 437/1358 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 456 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 170/330 24/32 Szymanski-PT-b12-CTLFireability-05 3845437 m, 24032 m/sec, 25931899 t fired, .
58 EF FNDP 447/1351 0/5 Szymanski-PT-b12-CTLFireability-12 481764 t fired, 627 attempts, .
65 EF FNDP 442/1353 0/5 Szymanski-PT-b12-CTLFireability-09 528434 t fired, 637 attempts, .
66 EF STEQ 442/1353 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 461 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 175/330 25/32 Szymanski-PT-b12-CTLFireability-05 3974367 m, 25786 m/sec, 26393983 t fired, .
58 EF FNDP 452/1346 0/5 Szymanski-PT-b12-CTLFireability-12 484735 t fired, 631 attempts, .
65 EF FNDP 447/1348 0/5 Szymanski-PT-b12-CTLFireability-09 534653 t fired, 642 attempts, .
66 EF STEQ 447/1348 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 466 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 180/330 26/32 Szymanski-PT-b12-CTLFireability-05 4100425 m, 25211 m/sec, 26922245 t fired, .
58 EF FNDP 457/1341 0/5 Szymanski-PT-b12-CTLFireability-12 488269 t fired, 636 attempts, .
65 EF FNDP 452/1343 0/5 Szymanski-PT-b12-CTLFireability-09 540762 t fired, 649 attempts, .
66 EF STEQ 452/1343 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 471 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 185/330 27/32 Szymanski-PT-b12-CTLFireability-05 4252117 m, 30338 m/sec, 27668963 t fired, .
58 EF FNDP 462/1336 0/5 Szymanski-PT-b12-CTLFireability-12 492466 t fired, 641 attempts, .
65 EF FNDP 457/1338 0/5 Szymanski-PT-b12-CTLFireability-09 546872 t fired, 656 attempts, .
66 EF STEQ 457/1338 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 476 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 190/330 27/32 Szymanski-PT-b12-CTLFireability-05 4369555 m, 23487 m/sec, 28430147 t fired, .
58 EF FNDP 467/1331 0/5 Szymanski-PT-b12-CTLFireability-12 496197 t fired, 647 attempts, .
65 EF FNDP 462/1333 0/5 Szymanski-PT-b12-CTLFireability-09 553065 t fired, 661 attempts, .
66 EF STEQ 462/1333 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 481 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 195/330 28/32 Szymanski-PT-b12-CTLFireability-05 4494737 m, 25036 m/sec, 29192507 t fired, .
58 EF FNDP 472/1326 0/5 Szymanski-PT-b12-CTLFireability-12 500531 t fired, 652 attempts, .
65 EF FNDP 467/1328 0/5 Szymanski-PT-b12-CTLFireability-09 559211 t fired, 668 attempts, .
66 EF STEQ 467/1328 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 486 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 200/330 29/32 Szymanski-PT-b12-CTLFireability-05 4687055 m, 38463 m/sec, 30337288 t fired, .
58 EF FNDP 477/1321 0/5 Szymanski-PT-b12-CTLFireability-12 503480 t fired, 656 attempts, .
65 EF FNDP 472/1323 0/5 Szymanski-PT-b12-CTLFireability-09 565337 t fired, 676 attempts, .
66 EF STEQ 472/1323 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 491 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 205/330 31/32 Szymanski-PT-b12-CTLFireability-05 4924159 m, 47420 m/sec, 31351261 t fired, .
58 EF FNDP 482/1316 0/5 Szymanski-PT-b12-CTLFireability-12 506473 t fired, 659 attempts, .
65 EF FNDP 477/1318 0/5 Szymanski-PT-b12-CTLFireability-09 571458 t fired, 681 attempts, .
66 EF STEQ 477/1318 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 496 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 210/330 32/32 Szymanski-PT-b12-CTLFireability-05 5052097 m, 25587 m/sec, 32136157 t fired, .
58 EF FNDP 487/1311 0/5 Szymanski-PT-b12-CTLFireability-12 509474 t fired, 663 attempts, .
65 EF FNDP 482/1313 0/5 Szymanski-PT-b12-CTLFireability-09 577596 t fired, 688 attempts, .
66 EF STEQ 482/1313 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 501 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for Szymanski-PT-b12-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 4 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 492/1306 0/5 Szymanski-PT-b12-CTLFireability-12 512945 t fired, 667 attempts, .
65 EF FNDP 487/1308 0/5 Szymanski-PT-b12-CTLFireability-09 583694 t fired, 695 attempts, .
66 EF STEQ 487/1308 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
Time elapsed: 506 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 Szymanski-PT-b12-CTLFireability-03
lola: time limit : 343 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for Szymanski-PT-b12-CTLFireability-03
lola: result : true
lola: markings : 270
lola: fired transitions : 611
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 Szymanski-PT-b12-CTLFireability-02
lola: time limit : 386 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for Szymanski-PT-b12-CTLFireability-02
lola: result : true
lola: markings : 41
lola: fired transitions : 46
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 67 (type EXCL) for 27 Szymanski-PT-b12-CTLFireability-09
lola: time limit : 442 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 497/1301 0/5 Szymanski-PT-b12-CTLFireability-12 516223 t fired, 670 attempts, .
65 EF FNDP 492/1303 0/5 Szymanski-PT-b12-CTLFireability-09 589842 t fired, 701 attempts, .
66 EF STEQ 492/1303 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 5/442 1/32 Szymanski-PT-b12-CTLFireability-09 5223 m, 1044 m/sec, 14010 t fired, .
Time elapsed: 511 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 502/1296 0/5 Szymanski-PT-b12-CTLFireability-12 519182 t fired, 674 attempts, .
65 EF FNDP 497/1298 0/5 Szymanski-PT-b12-CTLFireability-09 596042 t fired, 707 attempts, .
66 EF STEQ 497/1298 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 10/442 1/32 Szymanski-PT-b12-CTLFireability-09 10772 m, 1109 m/sec, 30955 t fired, .
Time elapsed: 516 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 507/1291 0/5 Szymanski-PT-b12-CTLFireability-12 524085 t fired, 679 attempts, .
65 EF FNDP 502/1293 0/5 Szymanski-PT-b12-CTLFireability-09 602357 t fired, 710 attempts, .
66 EF STEQ 502/1293 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 15/442 1/32 Szymanski-PT-b12-CTLFireability-09 14604 m, 766 m/sec, 44836 t fired, .
Time elapsed: 521 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 512/1286 0/5 Szymanski-PT-b12-CTLFireability-12 529611 t fired, 686 attempts, .
65 EF FNDP 507/1288 0/5 Szymanski-PT-b12-CTLFireability-09 608622 t fired, 713 attempts, .
66 EF STEQ 507/1288 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 20/442 1/32 Szymanski-PT-b12-CTLFireability-09 17384 m, 556 m/sec, 53729 t fired, .
Time elapsed: 526 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 517/1281 0/5 Szymanski-PT-b12-CTLFireability-12 535631 t fired, 693 attempts, .
65 EF FNDP 512/1283 0/5 Szymanski-PT-b12-CTLFireability-09 614722 t fired, 720 attempts, .
66 EF STEQ 512/1283 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 25/442 1/32 Szymanski-PT-b12-CTLFireability-09 20188 m, 560 m/sec, 64225 t fired, .
Time elapsed: 531 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 522/1276 0/5 Szymanski-PT-b12-CTLFireability-12 540716 t fired, 700 attempts, .
65 EF FNDP 517/1278 0/5 Szymanski-PT-b12-CTLFireability-09 620816 t fired, 727 attempts, .
66 EF STEQ 517/1278 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 30/442 1/32 Szymanski-PT-b12-CTLFireability-09 23322 m, 626 m/sec, 74555 t fired, .
Time elapsed: 536 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 527/1271 0/5 Szymanski-PT-b12-CTLFireability-12 545864 t fired, 706 attempts, .
65 EF FNDP 522/1273 0/5 Szymanski-PT-b12-CTLFireability-09 626986 t fired, 732 attempts, .
66 EF STEQ 522/1273 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 35/442 1/32 Szymanski-PT-b12-CTLFireability-09 26637 m, 663 m/sec, 85841 t fired, .
Time elapsed: 541 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 532/1266 0/5 Szymanski-PT-b12-CTLFireability-12 549456 t fired, 710 attempts, .
65 EF FNDP 527/1268 0/5 Szymanski-PT-b12-CTLFireability-09 633086 t fired, 739 attempts, .
66 EF STEQ 527/1268 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 40/442 1/32 Szymanski-PT-b12-CTLFireability-09 30556 m, 783 m/sec, 99204 t fired, .
Time elapsed: 546 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 537/1261 0/5 Szymanski-PT-b12-CTLFireability-12 552980 t fired, 715 attempts, .
65 EF FNDP 532/1263 0/5 Szymanski-PT-b12-CTLFireability-09 639208 t fired, 744 attempts, .
66 EF STEQ 532/1263 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 45/442 1/32 Szymanski-PT-b12-CTLFireability-09 34220 m, 732 m/sec, 110103 t fired, .
Time elapsed: 551 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 542/1256 0/5 Szymanski-PT-b12-CTLFireability-12 555956 t fired, 718 attempts, .
65 EF FNDP 537/1258 0/5 Szymanski-PT-b12-CTLFireability-09 645311 t fired, 750 attempts, .
66 EF STEQ 537/1258 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 50/442 1/32 Szymanski-PT-b12-CTLFireability-09 37182 m, 592 m/sec, 119537 t fired, .
Time elapsed: 556 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 547/1251 0/5 Szymanski-PT-b12-CTLFireability-12 560823 t fired, 724 attempts, .
65 EF FNDP 542/1253 0/5 Szymanski-PT-b12-CTLFireability-09 651321 t fired, 759 attempts, .
66 EF STEQ 542/1253 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 55/442 1/32 Szymanski-PT-b12-CTLFireability-09 40175 m, 598 m/sec, 129256 t fired, .
Time elapsed: 561 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 552/1246 0/5 Szymanski-PT-b12-CTLFireability-12 564384 t fired, 729 attempts, .
65 EF FNDP 547/1248 0/5 Szymanski-PT-b12-CTLFireability-09 657463 t fired, 764 attempts, .
66 EF STEQ 547/1248 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 60/442 1/32 Szymanski-PT-b12-CTLFireability-09 43294 m, 623 m/sec, 140855 t fired, .
Time elapsed: 566 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 557/1241 0/5 Szymanski-PT-b12-CTLFireability-12 567449 t fired, 733 attempts, .
65 EF FNDP 552/1243 0/5 Szymanski-PT-b12-CTLFireability-09 663656 t fired, 767 attempts, .
66 EF STEQ 552/1243 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 65/442 1/32 Szymanski-PT-b12-CTLFireability-09 47327 m, 806 m/sec, 154577 t fired, .
Time elapsed: 571 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 562/1236 0/5 Szymanski-PT-b12-CTLFireability-12 570425 t fired, 737 attempts, .
65 EF FNDP 557/1238 0/5 Szymanski-PT-b12-CTLFireability-09 669719 t fired, 773 attempts, .
66 EF STEQ 557/1238 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 70/442 1/32 Szymanski-PT-b12-CTLFireability-09 53091 m, 1152 m/sec, 182657 t fired, .
Time elapsed: 576 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 567/1231 0/5 Szymanski-PT-b12-CTLFireability-12 573430 t fired, 740 attempts, .
65 EF FNDP 562/1233 0/5 Szymanski-PT-b12-CTLFireability-09 675840 t fired, 777 attempts, .
66 EF STEQ 562/1233 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 75/442 1/32 Szymanski-PT-b12-CTLFireability-09 56845 m, 750 m/sec, 210470 t fired, .
Time elapsed: 581 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 572/1226 0/5 Szymanski-PT-b12-CTLFireability-12 576410 t fired, 744 attempts, .
65 EF FNDP 567/1228 0/5 Szymanski-PT-b12-CTLFireability-09 681894 t fired, 783 attempts, .
66 EF STEQ 567/1228 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 80/442 1/32 Szymanski-PT-b12-CTLFireability-09 59751 m, 581 m/sec, 219586 t fired, .
Time elapsed: 586 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 577/1221 0/5 Szymanski-PT-b12-CTLFireability-12 579677 t fired, 748 attempts, .
65 EF FNDP 572/1223 0/5 Szymanski-PT-b12-CTLFireability-09 687881 t fired, 790 attempts, .
66 EF STEQ 572/1223 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 85/442 1/32 Szymanski-PT-b12-CTLFireability-09 62863 m, 622 m/sec, 229277 t fired, .
Time elapsed: 591 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 582/1216 0/5 Szymanski-PT-b12-CTLFireability-12 583855 t fired, 752 attempts, .
65 EF FNDP 577/1218 0/5 Szymanski-PT-b12-CTLFireability-09 693964 t fired, 797 attempts, .
66 EF STEQ 577/1218 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 90/442 1/32 Szymanski-PT-b12-CTLFireability-09 67173 m, 862 m/sec, 242343 t fired, .
Time elapsed: 596 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 587/1211 0/5 Szymanski-PT-b12-CTLFireability-12 587181 t fired, 757 attempts, .
65 EF FNDP 582/1213 0/5 Szymanski-PT-b12-CTLFireability-09 700174 t fired, 801 attempts, .
66 EF STEQ 582/1213 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 95/442 1/32 Szymanski-PT-b12-CTLFireability-09 70979 m, 761 m/sec, 253635 t fired, .
Time elapsed: 601 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 592/1206 0/5 Szymanski-PT-b12-CTLFireability-12 590673 t fired, 760 attempts, .
65 EF FNDP 587/1208 0/5 Szymanski-PT-b12-CTLFireability-09 706329 t fired, 807 attempts, .
66 EF STEQ 587/1208 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 100/442 1/32 Szymanski-PT-b12-CTLFireability-09 74789 m, 762 m/sec, 266270 t fired, .
Time elapsed: 606 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 597/1201 0/5 Szymanski-PT-b12-CTLFireability-12 595333 t fired, 767 attempts, .
65 EF FNDP 592/1203 0/5 Szymanski-PT-b12-CTLFireability-09 712414 t fired, 813 attempts, .
66 EF STEQ 592/1203 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 105/442 1/32 Szymanski-PT-b12-CTLFireability-09 77781 m, 598 m/sec, 276723 t fired, .
Time elapsed: 611 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 602/1196 0/5 Szymanski-PT-b12-CTLFireability-12 598309 t fired, 770 attempts, .
65 EF FNDP 597/1198 0/5 Szymanski-PT-b12-CTLFireability-09 718564 t fired, 818 attempts, .
66 EF STEQ 597/1198 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 110/442 1/32 Szymanski-PT-b12-CTLFireability-09 82831 m, 1010 m/sec, 298542 t fired, .
Time elapsed: 616 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 607/1191 0/5 Szymanski-PT-b12-CTLFireability-12 601310 t fired, 773 attempts, .
65 EF FNDP 602/1193 0/5 Szymanski-PT-b12-CTLFireability-09 724713 t fired, 822 attempts, .
66 EF STEQ 602/1193 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 115/442 1/32 Szymanski-PT-b12-CTLFireability-09 88217 m, 1077 m/sec, 334850 t fired, .
Time elapsed: 621 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 612/1186 0/5 Szymanski-PT-b12-CTLFireability-12 604424 t fired, 777 attempts, .
65 EF FNDP 607/1188 0/5 Szymanski-PT-b12-CTLFireability-09 730896 t fired, 826 attempts, .
66 EF STEQ 607/1188 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 120/442 1/32 Szymanski-PT-b12-CTLFireability-09 93594 m, 1075 m/sec, 351862 t fired, .
Time elapsed: 626 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 617/1181 0/5 Szymanski-PT-b12-CTLFireability-12 610301 t fired, 784 attempts, .
65 EF FNDP 612/1183 0/5 Szymanski-PT-b12-CTLFireability-09 737057 t fired, 829 attempts, .
66 EF STEQ 612/1183 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 125/442 1/32 Szymanski-PT-b12-CTLFireability-09 96405 m, 562 m/sec, 361709 t fired, .
Time elapsed: 631 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 622/1176 0/5 Szymanski-PT-b12-CTLFireability-12 616068 t fired, 791 attempts, .
65 EF FNDP 617/1178 0/5 Szymanski-PT-b12-CTLFireability-09 743179 t fired, 834 attempts, .
66 EF STEQ 617/1178 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 130/442 1/32 Szymanski-PT-b12-CTLFireability-09 99313 m, 581 m/sec, 372518 t fired, .
Time elapsed: 636 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 627/1171 0/5 Szymanski-PT-b12-CTLFireability-12 619899 t fired, 795 attempts, .
65 EF FNDP 622/1173 0/5 Szymanski-PT-b12-CTLFireability-09 749292 t fired, 839 attempts, .
66 EF STEQ 622/1173 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 135/442 1/32 Szymanski-PT-b12-CTLFireability-09 102979 m, 733 m/sec, 385958 t fired, .
Time elapsed: 641 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 632/1166 0/5 Szymanski-PT-b12-CTLFireability-12 625408 t fired, 802 attempts, .
65 EF FNDP 627/1168 0/5 Szymanski-PT-b12-CTLFireability-09 755483 t fired, 843 attempts, .
66 EF STEQ 627/1168 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 140/442 1/32 Szymanski-PT-b12-CTLFireability-09 106129 m, 630 m/sec, 397311 t fired, .
Time elapsed: 646 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 637/1161 0/5 Szymanski-PT-b12-CTLFireability-12 630404 t fired, 808 attempts, .
65 EF FNDP 632/1163 0/5 Szymanski-PT-b12-CTLFireability-09 761703 t fired, 846 attempts, .
66 EF STEQ 632/1163 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 145/442 1/32 Szymanski-PT-b12-CTLFireability-09 109230 m, 620 m/sec, 407812 t fired, .
Time elapsed: 651 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 642/1156 0/5 Szymanski-PT-b12-CTLFireability-12 634601 t fired, 813 attempts, .
65 EF FNDP 637/1158 0/5 Szymanski-PT-b12-CTLFireability-09 767821 t fired, 850 attempts, .
66 EF STEQ 637/1158 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 150/442 1/32 Szymanski-PT-b12-CTLFireability-09 112699 m, 693 m/sec, 417675 t fired, .
Time elapsed: 656 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 647/1151 0/5 Szymanski-PT-b12-CTLFireability-12 638913 t fired, 818 attempts, .
65 EF FNDP 642/1153 0/5 Szymanski-PT-b12-CTLFireability-09 774112 t fired, 853 attempts, .
66 EF STEQ 642/1153 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 155/442 1/32 Szymanski-PT-b12-CTLFireability-09 116676 m, 795 m/sec, 430579 t fired, .
Time elapsed: 661 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 652/1146 0/5 Szymanski-PT-b12-CTLFireability-12 641941 t fired, 822 attempts, .
65 EF FNDP 647/1148 0/5 Szymanski-PT-b12-CTLFireability-09 780316 t fired, 856 attempts, .
66 EF STEQ 647/1148 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 160/442 1/32 Szymanski-PT-b12-CTLFireability-09 122218 m, 1108 m/sec, 449678 t fired, .
Time elapsed: 666 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 657/1141 0/5 Szymanski-PT-b12-CTLFireability-12 645138 t fired, 825 attempts, .
65 EF FNDP 652/1143 0/5 Szymanski-PT-b12-CTLFireability-09 786394 t fired, 861 attempts, .
66 EF STEQ 652/1143 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 165/442 1/32 Szymanski-PT-b12-CTLFireability-09 128053 m, 1167 m/sec, 468613 t fired, .
Time elapsed: 671 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 662/1136 0/5 Szymanski-PT-b12-CTLFireability-12 648078 t fired, 829 attempts, .
65 EF FNDP 657/1138 0/5 Szymanski-PT-b12-CTLFireability-09 792515 t fired, 865 attempts, .
66 EF STEQ 657/1138 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 170/442 1/32 Szymanski-PT-b12-CTLFireability-09 134023 m, 1194 m/sec, 489889 t fired, .
Time elapsed: 676 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 667/1131 0/5 Szymanski-PT-b12-CTLFireability-12 651077 t fired, 832 attempts, .
65 EF FNDP 662/1133 0/5 Szymanski-PT-b12-CTLFireability-09 798597 t fired, 871 attempts, .
66 EF STEQ 662/1133 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 175/442 1/32 Szymanski-PT-b12-CTLFireability-09 139919 m, 1179 m/sec, 509491 t fired, .
Time elapsed: 681 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 672/1126 0/5 Szymanski-PT-b12-CTLFireability-12 654054 t fired, 836 attempts, .
65 EF FNDP 667/1128 0/5 Szymanski-PT-b12-CTLFireability-09 804730 t fired, 875 attempts, .
66 EF STEQ 667/1128 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 180/442 1/32 Szymanski-PT-b12-CTLFireability-09 145345 m, 1085 m/sec, 545684 t fired, .
Time elapsed: 686 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 677/1121 0/5 Szymanski-PT-b12-CTLFireability-12 657023 t fired, 839 attempts, .
65 EF FNDP 672/1123 0/5 Szymanski-PT-b12-CTLFireability-09 810846 t fired, 880 attempts, .
66 EF STEQ 672/1123 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 185/442 1/32 Szymanski-PT-b12-CTLFireability-09 150779 m, 1086 m/sec, 581361 t fired, .
Time elapsed: 691 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 682/1116 0/5 Szymanski-PT-b12-CTLFireability-12 660038 t fired, 843 attempts, .
65 EF FNDP 677/1118 0/5 Szymanski-PT-b12-CTLFireability-09 817068 t fired, 883 attempts, .
66 EF STEQ 677/1118 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 190/442 1/32 Szymanski-PT-b12-CTLFireability-09 156248 m, 1093 m/sec, 599461 t fired, .
Time elapsed: 696 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 687/1111 0/5 Szymanski-PT-b12-CTLFireability-12 662983 t fired, 846 attempts, .
65 EF FNDP 682/1113 0/5 Szymanski-PT-b12-CTLFireability-09 823304 t fired, 887 attempts, .
66 EF STEQ 682/1113 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 195/442 1/32 Szymanski-PT-b12-CTLFireability-09 161838 m, 1118 m/sec, 620392 t fired, .
Time elapsed: 701 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 692/1106 0/5 Szymanski-PT-b12-CTLFireability-12 665970 t fired, 850 attempts, .
65 EF FNDP 687/1108 0/5 Szymanski-PT-b12-CTLFireability-09 829464 t fired, 892 attempts, .
66 EF STEQ 687/1108 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 200/442 1/32 Szymanski-PT-b12-CTLFireability-09 167446 m, 1121 m/sec, 642608 t fired, .
Time elapsed: 706 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 697/1101 0/5 Szymanski-PT-b12-CTLFireability-12 669715 t fired, 855 attempts, .
65 EF FNDP 692/1103 0/5 Szymanski-PT-b12-CTLFireability-09 835650 t fired, 896 attempts, .
66 EF STEQ 692/1103 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 205/442 1/32 Szymanski-PT-b12-CTLFireability-09 172346 m, 980 m/sec, 660635 t fired, .
Time elapsed: 711 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 702/1096 0/5 Szymanski-PT-b12-CTLFireability-12 675748 t fired, 862 attempts, .
65 EF FNDP 697/1098 0/5 Szymanski-PT-b12-CTLFireability-09 841771 t fired, 902 attempts, .
66 EF STEQ 697/1098 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 210/442 1/32 Szymanski-PT-b12-CTLFireability-09 175092 m, 549 m/sec, 670306 t fired, .
Time elapsed: 716 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 707/1091 0/5 Szymanski-PT-b12-CTLFireability-12 681736 t fired, 869 attempts, .
65 EF FNDP 702/1093 0/5 Szymanski-PT-b12-CTLFireability-09 847924 t fired, 906 attempts, .
66 EF STEQ 702/1093 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 215/442 1/32 Szymanski-PT-b12-CTLFireability-09 177856 m, 552 m/sec, 681108 t fired, .
Time elapsed: 721 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 712/1086 0/5 Szymanski-PT-b12-CTLFireability-12 687644 t fired, 876 attempts, .
65 EF FNDP 707/1088 0/5 Szymanski-PT-b12-CTLFireability-09 854044 t fired, 911 attempts, .
66 EF STEQ 707/1088 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 220/442 1/32 Szymanski-PT-b12-CTLFireability-09 180621 m, 553 m/sec, 692322 t fired, .
Time elapsed: 726 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 717/1081 0/5 Szymanski-PT-b12-CTLFireability-12 692863 t fired, 882 attempts, .
65 EF FNDP 712/1083 0/5 Szymanski-PT-b12-CTLFireability-09 860063 t fired, 916 attempts, .
66 EF STEQ 712/1083 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 225/442 1/32 Szymanski-PT-b12-CTLFireability-09 183475 m, 570 m/sec, 699714 t fired, .
Time elapsed: 731 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 722/1076 0/5 Szymanski-PT-b12-CTLFireability-12 698844 t fired, 890 attempts, .
65 EF FNDP 717/1078 0/5 Szymanski-PT-b12-CTLFireability-09 866173 t fired, 921 attempts, .
66 EF STEQ 717/1078 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 230/442 1/32 Szymanski-PT-b12-CTLFireability-09 186412 m, 587 m/sec, 709068 t fired, .
Time elapsed: 736 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 727/1071 0/5 Szymanski-PT-b12-CTLFireability-12 704879 t fired, 897 attempts, .
65 EF FNDP 722/1073 0/5 Szymanski-PT-b12-CTLFireability-09 872203 t fired, 927 attempts, .
66 EF STEQ 722/1073 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 235/442 1/32 Szymanski-PT-b12-CTLFireability-09 189340 m, 585 m/sec, 718657 t fired, .
Time elapsed: 741 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 732/1066 0/5 Szymanski-PT-b12-CTLFireability-12 710639 t fired, 904 attempts, .
65 EF FNDP 727/1068 0/5 Szymanski-PT-b12-CTLFireability-09 878218 t fired, 933 attempts, .
66 EF STEQ 727/1068 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 240/442 2/32 Szymanski-PT-b12-CTLFireability-09 192558 m, 643 m/sec, 730841 t fired, .
Time elapsed: 746 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 737/1061 0/5 Szymanski-PT-b12-CTLFireability-12 715610 t fired, 908 attempts, .
65 EF FNDP 732/1063 0/5 Szymanski-PT-b12-CTLFireability-09 884351 t fired, 938 attempts, .
66 EF STEQ 732/1063 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 245/442 2/32 Szymanski-PT-b12-CTLFireability-09 196202 m, 728 m/sec, 741501 t fired, .
Time elapsed: 751 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 742/1056 0/5 Szymanski-PT-b12-CTLFireability-12 721243 t fired, 915 attempts, .
65 EF FNDP 737/1058 0/5 Szymanski-PT-b12-CTLFireability-09 890496 t fired, 944 attempts, .
66 EF STEQ 737/1058 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 250/442 2/32 Szymanski-PT-b12-CTLFireability-09 199208 m, 601 m/sec, 753746 t fired, .
Time elapsed: 756 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 747/1051 0/5 Szymanski-PT-b12-CTLFireability-12 727228 t fired, 921 attempts, .
65 EF FNDP 742/1053 0/5 Szymanski-PT-b12-CTLFireability-09 896712 t fired, 948 attempts, .
66 EF STEQ 742/1053 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 255/442 2/32 Szymanski-PT-b12-CTLFireability-09 202154 m, 589 m/sec, 764974 t fired, .
Time elapsed: 761 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 752/1046 0/5 Szymanski-PT-b12-CTLFireability-12 733061 t fired, 928 attempts, .
65 EF FNDP 747/1048 0/5 Szymanski-PT-b12-CTLFireability-09 902927 t fired, 951 attempts, .
66 EF STEQ 747/1048 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 260/442 2/32 Szymanski-PT-b12-CTLFireability-09 205266 m, 622 m/sec, 773644 t fired, .
Time elapsed: 766 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 757/1041 0/5 Szymanski-PT-b12-CTLFireability-12 736031 t fired, 932 attempts, .
65 EF FNDP 752/1043 0/5 Szymanski-PT-b12-CTLFireability-09 908999 t fired, 958 attempts, .
66 EF STEQ 752/1043 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 265/442 2/32 Szymanski-PT-b12-CTLFireability-09 211236 m, 1194 m/sec, 797096 t fired, .
Time elapsed: 771 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 762/1036 0/5 Szymanski-PT-b12-CTLFireability-12 739016 t fired, 936 attempts, .
65 EF FNDP 757/1038 0/5 Szymanski-PT-b12-CTLFireability-09 915091 t fired, 963 attempts, .
66 EF STEQ 757/1038 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 270/442 2/32 Szymanski-PT-b12-CTLFireability-09 217227 m, 1198 m/sec, 818327 t fired, .
Time elapsed: 776 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 768/1031 0/5 Szymanski-PT-b12-CTLFireability-12 742751 t fired, 940 attempts, .
65 EF FNDP 763/1033 0/5 Szymanski-PT-b12-CTLFireability-09 921260 t fired, 968 attempts, .
66 EF STEQ 763/1033 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 276/442 2/32 Szymanski-PT-b12-CTLFireability-09 222429 m, 1040 m/sec, 836229 t fired, .
Time elapsed: 782 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 773/1025 0/5 Szymanski-PT-b12-CTLFireability-12 746172 t fired, 944 attempts, .
65 EF FNDP 768/1027 0/5 Szymanski-PT-b12-CTLFireability-09 927332 t fired, 973 attempts, .
66 EF STEQ 768/1027 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 281/442 2/32 Szymanski-PT-b12-CTLFireability-09 226291 m, 772 m/sec, 849669 t fired, .
Time elapsed: 787 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 778/1020 0/5 Szymanski-PT-b12-CTLFireability-12 749152 t fired, 948 attempts, .
65 EF FNDP 773/1022 0/5 Szymanski-PT-b12-CTLFireability-09 933382 t fired, 978 attempts, .
66 EF STEQ 773/1022 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 286/442 2/32 Szymanski-PT-b12-CTLFireability-09 230678 m, 877 m/sec, 866337 t fired, .
Time elapsed: 792 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 783/1015 0/5 Szymanski-PT-b12-CTLFireability-12 752169 t fired, 951 attempts, .
65 EF FNDP 778/1017 0/5 Szymanski-PT-b12-CTLFireability-09 939497 t fired, 983 attempts, .
66 EF STEQ 778/1017 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 291/442 2/32 Szymanski-PT-b12-CTLFireability-09 234960 m, 856 m/sec, 897798 t fired, .
Time elapsed: 797 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 788/1010 0/5 Szymanski-PT-b12-CTLFireability-12 755167 t fired, 954 attempts, .
65 EF FNDP 783/1012 0/5 Szymanski-PT-b12-CTLFireability-09 945602 t fired, 987 attempts, .
66 EF STEQ 783/1012 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 296/442 2/32 Szymanski-PT-b12-CTLFireability-09 237916 m, 591 m/sec, 920421 t fired, .
Time elapsed: 802 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 793/1005 0/5 Szymanski-PT-b12-CTLFireability-12 758718 t fired, 959 attempts, .
65 EF FNDP 788/1007 0/5 Szymanski-PT-b12-CTLFireability-09 951657 t fired, 994 attempts, .
66 EF STEQ 788/1007 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 301/442 2/32 Szymanski-PT-b12-CTLFireability-09 240626 m, 542 m/sec, 940845 t fired, .
Time elapsed: 807 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 798/1000 0/5 Szymanski-PT-b12-CTLFireability-12 764692 t fired, 966 attempts, .
65 EF FNDP 793/1002 0/5 Szymanski-PT-b12-CTLFireability-09 957784 t fired, 1000 attempts, .
66 EF STEQ 793/1002 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 306/442 2/32 Szymanski-PT-b12-CTLFireability-09 243282 m, 531 m/sec, 961769 t fired, .
Time elapsed: 812 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 803/995 0/5 Szymanski-PT-b12-CTLFireability-12 770704 t fired, 973 attempts, .
65 EF FNDP 798/997 0/5 Szymanski-PT-b12-CTLFireability-09 963833 t fired, 1007 attempts, .
66 EF STEQ 798/997 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 311/442 2/32 Szymanski-PT-b12-CTLFireability-09 245983 m, 540 m/sec, 977594 t fired, .
Time elapsed: 817 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 808/990 0/5 Szymanski-PT-b12-CTLFireability-12 775190 t fired, 978 attempts, .
65 EF FNDP 803/992 0/5 Szymanski-PT-b12-CTLFireability-09 970015 t fired, 1010 attempts, .
66 EF STEQ 803/992 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 316/442 2/32 Szymanski-PT-b12-CTLFireability-09 249285 m, 660 m/sec, 987875 t fired, .
Time elapsed: 822 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 813/985 0/5 Szymanski-PT-b12-CTLFireability-12 778747 t fired, 982 attempts, .
65 EF FNDP 808/987 0/5 Szymanski-PT-b12-CTLFireability-09 976145 t fired, 1015 attempts, .
66 EF STEQ 808/987 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 321/442 2/32 Szymanski-PT-b12-CTLFireability-09 253500 m, 843 m/sec, 1004361 t fired, .
Time elapsed: 827 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 818/980 0/5 Szymanski-PT-b12-CTLFireability-12 781754 t fired, 985 attempts, .
65 EF FNDP 813/982 0/5 Szymanski-PT-b12-CTLFireability-09 982200 t fired, 1020 attempts, .
66 EF STEQ 813/982 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 326/442 2/32 Szymanski-PT-b12-CTLFireability-09 256242 m, 548 m/sec, 1014654 t fired, .
Time elapsed: 832 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 823/975 0/5 Szymanski-PT-b12-CTLFireability-12 784712 t fired, 988 attempts, .
65 EF FNDP 818/977 0/5 Szymanski-PT-b12-CTLFireability-09 988297 t fired, 1025 attempts, .
66 EF STEQ 818/977 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 331/442 2/32 Szymanski-PT-b12-CTLFireability-09 258999 m, 551 m/sec, 1023589 t fired, .
Time elapsed: 837 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 828/970 0/5 Szymanski-PT-b12-CTLFireability-12 788530 t fired, 993 attempts, .
65 EF FNDP 823/972 0/5 Szymanski-PT-b12-CTLFireability-09 994400 t fired, 1031 attempts, .
66 EF STEQ 823/972 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 336/442 2/32 Szymanski-PT-b12-CTLFireability-09 262358 m, 671 m/sec, 1038683 t fired, .
Time elapsed: 842 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 833/965 0/5 Szymanski-PT-b12-CTLFireability-12 792521 t fired, 997 attempts, .
65 EF FNDP 828/967 0/5 Szymanski-PT-b12-CTLFireability-09 1000407 t fired, 1036 attempts, .
66 EF STEQ 828/967 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 341/442 2/32 Szymanski-PT-b12-CTLFireability-09 265978 m, 724 m/sec, 1050740 t fired, .
Time elapsed: 847 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 838/960 0/5 Szymanski-PT-b12-CTLFireability-12 796065 t fired, 1001 attempts, .
65 EF FNDP 833/962 0/5 Szymanski-PT-b12-CTLFireability-09 1006484 t fired, 1040 attempts, .
66 EF STEQ 833/962 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 346/442 2/32 Szymanski-PT-b12-CTLFireability-09 270160 m, 836 m/sec, 1068753 t fired, .
Time elapsed: 852 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 843/955 0/5 Szymanski-PT-b12-CTLFireability-12 801398 t fired, 1008 attempts, .
65 EF FNDP 838/957 0/5 Szymanski-PT-b12-CTLFireability-09 1012558 t fired, 1045 attempts, .
66 EF STEQ 838/957 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 351/442 2/32 Szymanski-PT-b12-CTLFireability-09 273246 m, 617 m/sec, 1080486 t fired, .
Time elapsed: 857 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 848/950 0/5 Szymanski-PT-b12-CTLFireability-12 805469 t fired, 1013 attempts, .
65 EF FNDP 843/952 0/5 Szymanski-PT-b12-CTLFireability-09 1018635 t fired, 1050 attempts, .
66 EF STEQ 843/952 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 356/442 2/32 Szymanski-PT-b12-CTLFireability-09 277029 m, 756 m/sec, 1095896 t fired, .
Time elapsed: 862 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 853/945 0/5 Szymanski-PT-b12-CTLFireability-12 808870 t fired, 1016 attempts, .
65 EF FNDP 848/947 0/5 Szymanski-PT-b12-CTLFireability-09 1024836 t fired, 1053 attempts, .
66 EF STEQ 848/947 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 361/442 2/32 Szymanski-PT-b12-CTLFireability-09 281537 m, 901 m/sec, 1113006 t fired, .
Time elapsed: 867 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 858/940 0/5 Szymanski-PT-b12-CTLFireability-12 814629 t fired, 1022 attempts, .
65 EF FNDP 853/942 0/5 Szymanski-PT-b12-CTLFireability-09 1030876 t fired, 1058 attempts, .
66 EF STEQ 853/942 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 366/442 2/32 Szymanski-PT-b12-CTLFireability-09 284545 m, 601 m/sec, 1124825 t fired, .
Time elapsed: 872 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 863/935 0/5 Szymanski-PT-b12-CTLFireability-12 817878 t fired, 1026 attempts, .
65 EF FNDP 858/937 0/5 Szymanski-PT-b12-CTLFireability-09 1036994 t fired, 1063 attempts, .
66 EF STEQ 858/937 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 371/442 2/32 Szymanski-PT-b12-CTLFireability-09 289038 m, 898 m/sec, 1137004 t fired, .
Time elapsed: 877 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 868/930 0/5 Szymanski-PT-b12-CTLFireability-12 820867 t fired, 1028 attempts, .
65 EF FNDP 863/932 0/5 Szymanski-PT-b12-CTLFireability-09 1043249 t fired, 1065 attempts, .
66 EF STEQ 863/932 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 376/442 2/32 Szymanski-PT-b12-CTLFireability-09 291959 m, 584 m/sec, 1148167 t fired, .
Time elapsed: 882 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 873/925 0/5 Szymanski-PT-b12-CTLFireability-12 823826 t fired, 1032 attempts, .
65 EF FNDP 868/927 0/5 Szymanski-PT-b12-CTLFireability-09 1049430 t fired, 1068 attempts, .
66 EF STEQ 868/927 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 381/442 2/32 Szymanski-PT-b12-CTLFireability-09 295167 m, 641 m/sec, 1158435 t fired, .
Time elapsed: 887 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 878/920 0/5 Szymanski-PT-b12-CTLFireability-12 827388 t fired, 1035 attempts, .
65 EF FNDP 873/922 0/5 Szymanski-PT-b12-CTLFireability-09 1055719 t fired, 1070 attempts, .
66 EF STEQ 873/922 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 386/442 2/32 Szymanski-PT-b12-CTLFireability-09 300527 m, 1072 m/sec, 1177539 t fired, .
Time elapsed: 892 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 883/915 0/5 Szymanski-PT-b12-CTLFireability-12 830353 t fired, 1038 attempts, .
65 EF FNDP 878/917 0/5 Szymanski-PT-b12-CTLFireability-09 1061838 t fired, 1076 attempts, .
66 EF STEQ 878/917 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 391/442 2/32 Szymanski-PT-b12-CTLFireability-09 306489 m, 1192 m/sec, 1197701 t fired, .
Time elapsed: 897 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 888/910 0/5 Szymanski-PT-b12-CTLFireability-12 835765 t fired, 1044 attempts, .
65 EF FNDP 883/912 0/5 Szymanski-PT-b12-CTLFireability-09 1067969 t fired, 1081 attempts, .
66 EF STEQ 883/912 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 396/442 2/32 Szymanski-PT-b12-CTLFireability-09 309964 m, 695 m/sec, 1211138 t fired, .
Time elapsed: 902 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 893/905 0/5 Szymanski-PT-b12-CTLFireability-12 838729 t fired, 1047 attempts, .
65 EF FNDP 888/907 0/5 Szymanski-PT-b12-CTLFireability-09 1074205 t fired, 1084 attempts, .
66 EF STEQ 888/907 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 401/442 2/32 Szymanski-PT-b12-CTLFireability-09 315925 m, 1192 m/sec, 1231113 t fired, .
Time elapsed: 907 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 3 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 1 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 898/900 0/5 Szymanski-PT-b12-CTLFireability-12 841683 t fired, 1051 attempts, .
65 EF FNDP 893/902 0/5 Szymanski-PT-b12-CTLFireability-09 1080372 t fired, 1089 attempts, .
66 EF STEQ 893/902 0/5 Szymanski-PT-b12-CTLFireability-09 sara is running.
67 EF EXCL 406/442 2/32 Szymanski-PT-b12-CTLFireability-09 320953 m, 1005 m/sec, 1250998 t fired, .
Time elapsed: 912 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 58 (type FNDP) for Szymanski-PT-b12-CTLFireability-12 (local timeout)
lola: CANCELED task # 65 (type FNDP) for Szymanski-PT-b12-CTLFireability-09 (local timeout)
lola: CANCELED task # 66 (type EQUN) for Szymanski-PT-b12-CTLFireability-09 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 3 1 0 3 2 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 3 0 0 1 1 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF EXCL 411/442 2/32 Szymanski-PT-b12-CTLFireability-09 323886 m, 586 m/sec, 1262550 t fired, .
Time elapsed: 917 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 59 (type EQUN) for 44 Szymanski-PT-b12-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type SRCH) for 44 Szymanski-PT-b12-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type SRCH) for 27 Szymanski-PT-b12-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 65 (type FNDP) for Szymanski-PT-b12-CTLFireability-09
lola: result : unknown
lola: fired transitions : 1086494
lola: tried executions : 1095
lola: time used : 898.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 66 (type EQUN) for Szymanski-PT-b12-CTLFireability-09
lola: result : unknown
lola: FINISHED task # 58 (type FNDP) for Szymanski-PT-b12-CTLFireability-12
lola: result : unknown
lola: fired transitions : 844618
lola: tried executions : 1055
lola: time used : 903.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/CTLFireability-59.sara.
lola: FINISHED task # 63 (type SRCH) for Szymanski-PT-b12-CTLFireability-12
lola: result : unknown
lola: markings : 720
lola: fired transitions : 1235
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 68 (type SRCH) for Szymanski-PT-b12-CTLFireability-09
lola: result : unknown
lola: markings : 720
lola: fired transitions : 1249
lola: time used : 1.000000
lola: memory pages used : 1
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 1 1 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 5/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
67 EF EXCL 416/442 2/32 Szymanski-PT-b12-CTLFireability-09 329302 m, 1083 m/sec, 1281011 t fired, .
Time elapsed: 922 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 1 1 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 10/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
67 EF EXCL 421/442 2/32 Szymanski-PT-b12-CTLFireability-09 335279 m, 1195 m/sec, 1302394 t fired, .
Time elapsed: 927 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 1 1 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 15/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
67 EF EXCL 426/442 2/32 Szymanski-PT-b12-CTLFireability-09 341210 m, 1186 m/sec, 1323964 t fired, .
Time elapsed: 932 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 1 1 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 20/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
67 EF EXCL 431/442 2/32 Szymanski-PT-b12-CTLFireability-09 346903 m, 1138 m/sec, 1350512 t fired, .
Time elapsed: 937 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 1 1 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 25/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
67 EF EXCL 436/442 2/32 Szymanski-PT-b12-CTLFireability-09 352339 m, 1087 m/sec, 1391552 t fired, .
Time elapsed: 942 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 1 1 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 30/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
67 EF EXCL 441/442 2/32 Szymanski-PT-b12-CTLFireability-09 357676 m, 1067 m/sec, 1434474 t fired, .
Time elapsed: 947 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 67 (type EXCL) for Szymanski-PT-b12-CTLFireability-09 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 0 0 6 1 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 1 1 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 35/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
Time elapsed: 952 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 60 (type EXCL) for 44 Szymanski-PT-b12-CTLFireability-12
lola: time limit : 441 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 67 (type EXCL) for 27 Szymanski-PT-b12-CTLFireability-09
lola: time limit : 2648 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 40/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 5/441 1/32 Szymanski-PT-b12-CTLFireability-12 2971 m, 594 m/sec, 6789 t fired, .
67 EF EXCL 5/2648 1/5 Szymanski-PT-b12-CTLFireability-09 5280 m, -70479 m/sec, 14311 t fired, .
Time elapsed: 957 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 45/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 10/441 1/32 Szymanski-PT-b12-CTLFireability-12 8034 m, 1012 m/sec, 22625 t fired, .
67 EF EXCL 10/378 1/5 Szymanski-PT-b12-CTLFireability-09 10995 m, 1143 m/sec, 31885 t fired, .
Time elapsed: 962 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 50/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 15/441 1/32 Szymanski-PT-b12-CTLFireability-12 11691 m, 731 m/sec, 34008 t fired, .
67 EF EXCL 15/378 1/5 Szymanski-PT-b12-CTLFireability-09 16746 m, 1150 m/sec, 51597 t fired, .
Time elapsed: 967 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 55/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 20/441 1/32 Szymanski-PT-b12-CTLFireability-12 15495 m, 760 m/sec, 44169 t fired, .
67 EF EXCL 20/378 1/5 Szymanski-PT-b12-CTLFireability-09 22595 m, 1169 m/sec, 72703 t fired, .
Time elapsed: 972 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 60/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 25/441 1/32 Szymanski-PT-b12-CTLFireability-12 18518 m, 604 m/sec, 53342 t fired, .
67 EF EXCL 25/378 1/5 Szymanski-PT-b12-CTLFireability-09 28304 m, 1141 m/sec, 92252 t fired, .
Time elapsed: 977 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 65/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 30/441 1/32 Szymanski-PT-b12-CTLFireability-12 22674 m, 831 m/sec, 66491 t fired, .
67 EF EXCL 30/378 1/5 Szymanski-PT-b12-CTLFireability-09 33875 m, 1114 m/sec, 108796 t fired, .
Time elapsed: 982 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 70/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 35/441 1/32 Szymanski-PT-b12-CTLFireability-12 26189 m, 703 m/sec, 77729 t fired, .
67 EF EXCL 35/378 1/5 Szymanski-PT-b12-CTLFireability-09 39338 m, 1092 m/sec, 127700 t fired, .
Time elapsed: 987 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 75/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 40/441 1/32 Szymanski-PT-b12-CTLFireability-12 30674 m, 897 m/sec, 90300 t fired, .
67 EF EXCL 40/378 1/5 Szymanski-PT-b12-CTLFireability-09 45214 m, 1175 m/sec, 147619 t fired, .
Time elapsed: 992 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 80/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 45/441 1/32 Szymanski-PT-b12-CTLFireability-12 34471 m, 759 m/sec, 102064 t fired, .
67 EF EXCL 45/378 1/5 Szymanski-PT-b12-CTLFireability-09 51024 m, 1162 m/sec, 167504 t fired, .
Time elapsed: 997 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 85/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 50/441 1/32 Szymanski-PT-b12-CTLFireability-12 37937 m, 693 m/sec, 116223 t fired, .
67 EF EXCL 50/378 1/5 Szymanski-PT-b12-CTLFireability-09 56439 m, 1083 m/sec, 207879 t fired, .
Time elapsed: 1002 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 90/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 55/441 1/32 Szymanski-PT-b12-CTLFireability-12 41119 m, 636 m/sec, 128134 t fired, .
67 EF EXCL 55/378 1/5 Szymanski-PT-b12-CTLFireability-09 60553 m, 822 m/sec, 222008 t fired, .
Time elapsed: 1007 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 95/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 60/441 1/32 Szymanski-PT-b12-CTLFireability-12 44467 m, 669 m/sec, 140305 t fired, .
67 EF EXCL 60/378 1/5 Szymanski-PT-b12-CTLFireability-09 63644 m, 618 m/sec, 231105 t fired, .
Time elapsed: 1012 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 100/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 65/441 1/32 Szymanski-PT-b12-CTLFireability-12 50862 m, 1279 m/sec, 162984 t fired, .
67 EF EXCL 65/378 1/5 Szymanski-PT-b12-CTLFireability-09 66677 m, 606 m/sec, 240793 t fired, .
Time elapsed: 1017 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 105/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 70/441 1/32 Szymanski-PT-b12-CTLFireability-12 54873 m, 802 m/sec, 175832 t fired, .
67 EF EXCL 70/378 1/5 Szymanski-PT-b12-CTLFireability-09 71883 m, 1041 m/sec, 256213 t fired, .
Time elapsed: 1022 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 110/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 75/441 1/32 Szymanski-PT-b12-CTLFireability-12 58350 m, 695 m/sec, 186102 t fired, .
67 EF EXCL 75/378 1/5 Szymanski-PT-b12-CTLFireability-09 75634 m, 750 m/sec, 268820 t fired, .
Time elapsed: 1027 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 115/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 80/441 1/32 Szymanski-PT-b12-CTLFireability-12 61581 m, 646 m/sec, 196882 t fired, .
67 EF EXCL 80/378 1/5 Szymanski-PT-b12-CTLFireability-09 81117 m, 1096 m/sec, 288015 t fired, .
Time elapsed: 1032 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 120/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 85/441 1/32 Szymanski-PT-b12-CTLFireability-12 64713 m, 626 m/sec, 205883 t fired, .
67 EF EXCL 85/378 1/5 Szymanski-PT-b12-CTLFireability-09 86381 m, 1052 m/sec, 321070 t fired, .
Time elapsed: 1037 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 125/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 90/441 1/32 Szymanski-PT-b12-CTLFireability-12 67869 m, 631 m/sec, 218195 t fired, .
67 EF EXCL 90/378 1/5 Szymanski-PT-b12-CTLFireability-09 91783 m, 1080 m/sec, 346074 t fired, .
Time elapsed: 1042 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 130/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 95/441 1/32 Szymanski-PT-b12-CTLFireability-12 73698 m, 1165 m/sec, 238397 t fired, .
67 EF EXCL 95/378 1/5 Szymanski-PT-b12-CTLFireability-09 97121 m, 1067 m/sec, 364559 t fired, .
Time elapsed: 1047 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 135/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 100/441 1/32 Szymanski-PT-b12-CTLFireability-12 79612 m, 1182 m/sec, 258584 t fired, .
67 EF EXCL 100/378 1/5 Szymanski-PT-b12-CTLFireability-09 102460 m, 1067 m/sec, 384124 t fired, .
Time elapsed: 1052 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 140/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 105/441 1/32 Szymanski-PT-b12-CTLFireability-12 85391 m, 1155 m/sec, 277363 t fired, .
67 EF EXCL 105/378 1/5 Szymanski-PT-b12-CTLFireability-09 107744 m, 1056 m/sec, 403080 t fired, .
Time elapsed: 1057 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 145/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 110/441 1/32 Szymanski-PT-b12-CTLFireability-12 91017 m, 1125 m/sec, 297217 t fired, .
67 EF EXCL 110/378 1/5 Szymanski-PT-b12-CTLFireability-09 113328 m, 1116 m/sec, 419515 t fired, .
Time elapsed: 1062 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 150/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 115/441 1/32 Szymanski-PT-b12-CTLFireability-12 96963 m, 1189 m/sec, 315222 t fired, .
67 EF EXCL 115/378 1/5 Szymanski-PT-b12-CTLFireability-09 118584 m, 1051 m/sec, 436197 t fired, .
Time elapsed: 1067 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 155/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 120/441 1/32 Szymanski-PT-b12-CTLFireability-12 102911 m, 1189 m/sec, 336886 t fired, .
67 EF EXCL 120/378 1/5 Szymanski-PT-b12-CTLFireability-09 124338 m, 1150 m/sec, 455994 t fired, .
Time elapsed: 1072 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 160/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 125/441 1/32 Szymanski-PT-b12-CTLFireability-12 108924 m, 1202 m/sec, 358977 t fired, .
67 EF EXCL 125/378 1/5 Szymanski-PT-b12-CTLFireability-09 129607 m, 1053 m/sec, 474393 t fired, .
Time elapsed: 1077 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 165/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 130/441 1/32 Szymanski-PT-b12-CTLFireability-12 114588 m, 1132 m/sec, 381317 t fired, .
67 EF EXCL 130/378 1/5 Szymanski-PT-b12-CTLFireability-09 135350 m, 1148 m/sec, 493816 t fired, .
Time elapsed: 1082 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 170/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 135/441 1/32 Szymanski-PT-b12-CTLFireability-12 120782 m, 1238 m/sec, 405270 t fired, .
67 EF EXCL 135/378 1/5 Szymanski-PT-b12-CTLFireability-09 140959 m, 1121 m/sec, 514813 t fired, .
Time elapsed: 1087 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 175/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 140/441 1/32 Szymanski-PT-b12-CTLFireability-12 126316 m, 1106 m/sec, 427149 t fired, .
67 EF EXCL 140/378 1/5 Szymanski-PT-b12-CTLFireability-09 146180 m, 1044 m/sec, 551423 t fired, .
Time elapsed: 1092 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 180/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 145/441 1/32 Szymanski-PT-b12-CTLFireability-12 132369 m, 1210 m/sec, 449257 t fired, .
67 EF EXCL 145/378 1/5 Szymanski-PT-b12-CTLFireability-09 151292 m, 1022 m/sec, 582017 t fired, .
Time elapsed: 1097 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 185/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 150/441 1/32 Szymanski-PT-b12-CTLFireability-12 138114 m, 1149 m/sec, 465578 t fired, .
67 EF EXCL 150/378 1/5 Szymanski-PT-b12-CTLFireability-09 156437 m, 1029 m/sec, 600533 t fired, .
Time elapsed: 1102 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 190/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 155/441 1/32 Szymanski-PT-b12-CTLFireability-12 143861 m, 1149 m/sec, 485744 t fired, .
67 EF EXCL 155/378 1/5 Szymanski-PT-b12-CTLFireability-09 161337 m, 980 m/sec, 618020 t fired, .
Time elapsed: 1107 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 195/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 160/441 1/32 Szymanski-PT-b12-CTLFireability-12 149630 m, 1153 m/sec, 505892 t fired, .
67 EF EXCL 160/378 1/5 Szymanski-PT-b12-CTLFireability-09 166439 m, 1020 m/sec, 637533 t fired, .
Time elapsed: 1112 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 200/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 165/441 1/32 Szymanski-PT-b12-CTLFireability-12 155301 m, 1134 m/sec, 526420 t fired, .
67 EF EXCL 165/378 1/5 Szymanski-PT-b12-CTLFireability-09 171344 m, 981 m/sec, 656673 t fired, .
Time elapsed: 1117 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 205/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 170/441 1/32 Szymanski-PT-b12-CTLFireability-12 161496 m, 1239 m/sec, 548585 t fired, .
67 EF EXCL 170/378 1/5 Szymanski-PT-b12-CTLFireability-09 176659 m, 1063 m/sec, 677696 t fired, .
Time elapsed: 1122 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 210/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 175/441 1/32 Szymanski-PT-b12-CTLFireability-12 167680 m, 1236 m/sec, 570424 t fired, .
67 EF EXCL 175/378 1/5 Szymanski-PT-b12-CTLFireability-09 181741 m, 1016 m/sec, 695998 t fired, .
Time elapsed: 1127 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 215/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 180/441 1/32 Szymanski-PT-b12-CTLFireability-12 173728 m, 1209 m/sec, 591759 t fired, .
67 EF EXCL 180/378 1/5 Szymanski-PT-b12-CTLFireability-09 187607 m, 1173 m/sec, 714047 t fired, .
Time elapsed: 1132 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 220/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 185/441 1/32 Szymanski-PT-b12-CTLFireability-12 179824 m, 1219 m/sec, 612567 t fired, .
67 EF EXCL 185/378 2/5 Szymanski-PT-b12-CTLFireability-09 193495 m, 1177 m/sec, 733777 t fired, .
Time elapsed: 1137 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 225/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 190/441 2/32 Szymanski-PT-b12-CTLFireability-12 185956 m, 1226 m/sec, 634977 t fired, .
67 EF EXCL 190/378 2/5 Szymanski-PT-b12-CTLFireability-09 199445 m, 1190 m/sec, 754201 t fired, .
Time elapsed: 1142 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 230/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 195/441 2/32 Szymanski-PT-b12-CTLFireability-12 192029 m, 1214 m/sec, 657576 t fired, .
67 EF EXCL 195/378 2/5 Szymanski-PT-b12-CTLFireability-09 205334 m, 1177 m/sec, 773772 t fired, .
Time elapsed: 1147 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 235/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 200/441 2/32 Szymanski-PT-b12-CTLFireability-12 198147 m, 1223 m/sec, 674286 t fired, .
67 EF EXCL 200/378 2/5 Szymanski-PT-b12-CTLFireability-09 211104 m, 1154 m/sec, 796502 t fired, .
Time elapsed: 1152 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 240/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 205/441 2/32 Szymanski-PT-b12-CTLFireability-12 203143 m, 999 m/sec, 691899 t fired, .
67 EF EXCL 205/378 2/5 Szymanski-PT-b12-CTLFireability-09 217000 m, 1179 m/sec, 817221 t fired, .
Time elapsed: 1157 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 245/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 210/441 2/32 Szymanski-PT-b12-CTLFireability-12 206121 m, 595 m/sec, 705703 t fired, .
67 EF EXCL 210/378 2/5 Szymanski-PT-b12-CTLFireability-09 221145 m, 829 m/sec, 831980 t fired, .
Time elapsed: 1162 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 250/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 215/441 2/32 Szymanski-PT-b12-CTLFireability-12 209234 m, 622 m/sec, 717112 t fired, .
67 EF EXCL 215/378 2/5 Szymanski-PT-b12-CTLFireability-09 224468 m, 664 m/sec, 843096 t fired, .
Time elapsed: 1167 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 255/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 220/441 2/32 Szymanski-PT-b12-CTLFireability-12 212320 m, 617 m/sec, 726449 t fired, .
67 EF EXCL 220/378 2/5 Szymanski-PT-b12-CTLFireability-09 227428 m, 592 m/sec, 853939 t fired, .
Time elapsed: 1172 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 260/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 225/441 2/32 Szymanski-PT-b12-CTLFireability-12 215401 m, 616 m/sec, 739242 t fired, .
67 EF EXCL 225/378 2/5 Szymanski-PT-b12-CTLFireability-09 230322 m, 578 m/sec, 864009 t fired, .
Time elapsed: 1177 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 265/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 230/441 2/32 Szymanski-PT-b12-CTLFireability-12 218481 m, 616 m/sec, 753396 t fired, .
67 EF EXCL 230/378 2/5 Szymanski-PT-b12-CTLFireability-09 233028 m, 541 m/sec, 883999 t fired, .
Time elapsed: 1182 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 270/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 235/441 2/32 Szymanski-PT-b12-CTLFireability-12 221574 m, 618 m/sec, 763763 t fired, .
67 EF EXCL 235/378 2/5 Szymanski-PT-b12-CTLFireability-09 236353 m, 665 m/sec, 909225 t fired, .
Time elapsed: 1187 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 275/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 240/441 2/32 Szymanski-PT-b12-CTLFireability-12 224663 m, 617 m/sec, 776563 t fired, .
67 EF EXCL 240/378 2/5 Szymanski-PT-b12-CTLFireability-09 239077 m, 544 m/sec, 930351 t fired, .
Time elapsed: 1192 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 280/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 245/441 2/32 Szymanski-PT-b12-CTLFireability-12 227726 m, 612 m/sec, 790136 t fired, .
67 EF EXCL 245/378 2/5 Szymanski-PT-b12-CTLFireability-09 241782 m, 541 m/sec, 949933 t fired, .
Time elapsed: 1197 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 285/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 250/441 2/32 Szymanski-PT-b12-CTLFireability-12 230810 m, 616 m/sec, 800459 t fired, .
67 EF EXCL 250/378 2/5 Szymanski-PT-b12-CTLFireability-09 244504 m, 544 m/sec, 971364 t fired, .
Time elapsed: 1202 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 290/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 255/441 2/32 Szymanski-PT-b12-CTLFireability-12 233891 m, 616 m/sec, 815514 t fired, .
67 EF EXCL 255/378 2/5 Szymanski-PT-b12-CTLFireability-09 247270 m, 553 m/sec, 980770 t fired, .
Time elapsed: 1207 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 295/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 260/441 2/32 Szymanski-PT-b12-CTLFireability-12 237277 m, 677 m/sec, 826386 t fired, .
67 EF EXCL 260/378 2/5 Szymanski-PT-b12-CTLFireability-09 250949 m, 735 m/sec, 993005 t fired, .
Time elapsed: 1212 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 300/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 265/441 2/32 Szymanski-PT-b12-CTLFireability-12 240366 m, 617 m/sec, 841062 t fired, .
67 EF EXCL 265/378 2/5 Szymanski-PT-b12-CTLFireability-09 253758 m, 561 m/sec, 1004699 t fired, .
Time elapsed: 1217 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 305/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 270/441 2/32 Szymanski-PT-b12-CTLFireability-12 243489 m, 624 m/sec, 852646 t fired, .
67 EF EXCL 270/378 2/5 Szymanski-PT-b12-CTLFireability-09 256552 m, 558 m/sec, 1015295 t fired, .
Time elapsed: 1222 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 310/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 275/441 2/32 Szymanski-PT-b12-CTLFireability-12 246599 m, 622 m/sec, 864652 t fired, .
67 EF EXCL 275/378 2/5 Szymanski-PT-b12-CTLFireability-09 259358 m, 561 m/sec, 1025330 t fired, .
Time elapsed: 1227 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 315/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 280/441 2/32 Szymanski-PT-b12-CTLFireability-12 249703 m, 620 m/sec, 874562 t fired, .
67 EF EXCL 280/378 2/5 Szymanski-PT-b12-CTLFireability-09 262170 m, 562 m/sec, 1037810 t fired, .
Time elapsed: 1232 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 320/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 285/441 2/32 Szymanski-PT-b12-CTLFireability-12 252777 m, 614 m/sec, 881970 t fired, .
67 EF EXCL 285/378 2/5 Szymanski-PT-b12-CTLFireability-09 264975 m, 561 m/sec, 1049423 t fired, .
Time elapsed: 1237 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 325/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 290/441 2/32 Szymanski-PT-b12-CTLFireability-12 255819 m, 608 m/sec, 892820 t fired, .
67 EF EXCL 290/378 2/5 Szymanski-PT-b12-CTLFireability-09 267779 m, 560 m/sec, 1059777 t fired, .
Time elapsed: 1242 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 330/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 295/441 2/32 Szymanski-PT-b12-CTLFireability-12 258912 m, 618 m/sec, 902825 t fired, .
67 EF EXCL 295/378 2/5 Szymanski-PT-b12-CTLFireability-09 270614 m, 567 m/sec, 1071022 t fired, .
Time elapsed: 1247 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 335/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 300/441 2/32 Szymanski-PT-b12-CTLFireability-12 261990 m, 615 m/sec, 914736 t fired, .
67 EF EXCL 300/378 2/5 Szymanski-PT-b12-CTLFireability-09 273431 m, 563 m/sec, 1081726 t fired, .
Time elapsed: 1252 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 340/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 305/441 2/32 Szymanski-PT-b12-CTLFireability-12 265050 m, 612 m/sec, 925196 t fired, .
67 EF EXCL 305/378 2/5 Szymanski-PT-b12-CTLFireability-09 276232 m, 560 m/sec, 1093755 t fired, .
Time elapsed: 1257 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 345/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 310/441 2/32 Szymanski-PT-b12-CTLFireability-12 268100 m, 610 m/sec, 936463 t fired, .
67 EF EXCL 310/378 2/5 Szymanski-PT-b12-CTLFireability-09 279046 m, 562 m/sec, 1103749 t fired, .
Time elapsed: 1262 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 350/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 315/441 2/32 Szymanski-PT-b12-CTLFireability-12 271167 m, 613 m/sec, 944272 t fired, .
67 EF EXCL 315/378 2/5 Szymanski-PT-b12-CTLFireability-09 281849 m, 560 m/sec, 1114770 t fired, .
Time elapsed: 1267 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 355/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 320/441 2/32 Szymanski-PT-b12-CTLFireability-12 274196 m, 605 m/sec, 955812 t fired, .
67 EF EXCL 320/378 2/5 Szymanski-PT-b12-CTLFireability-09 284616 m, 553 m/sec, 1124924 t fired, .
Time elapsed: 1272 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 360/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 325/441 2/32 Szymanski-PT-b12-CTLFireability-12 277244 m, 609 m/sec, 966744 t fired, .
67 EF EXCL 325/378 2/5 Szymanski-PT-b12-CTLFireability-09 287571 m, 591 m/sec, 1131001 t fired, .
Time elapsed: 1277 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 365/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 330/441 2/32 Szymanski-PT-b12-CTLFireability-12 280276 m, 606 m/sec, 979967 t fired, .
67 EF EXCL 330/378 2/5 Szymanski-PT-b12-CTLFireability-09 290521 m, 590 m/sec, 1142537 t fired, .
Time elapsed: 1282 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 370/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 335/441 2/32 Szymanski-PT-b12-CTLFireability-12 283338 m, 612 m/sec, 991836 t fired, .
67 EF EXCL 335/378 2/5 Szymanski-PT-b12-CTLFireability-09 293488 m, 593 m/sec, 1151037 t fired, .
Time elapsed: 1287 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 375/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 340/441 2/32 Szymanski-PT-b12-CTLFireability-12 286376 m, 607 m/sec, 1001998 t fired, .
67 EF EXCL 340/378 2/5 Szymanski-PT-b12-CTLFireability-09 296456 m, 593 m/sec, 1163624 t fired, .
Time elapsed: 1292 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 380/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 345/441 2/32 Szymanski-PT-b12-CTLFireability-12 289415 m, 607 m/sec, 1012779 t fired, .
67 EF EXCL 345/378 2/5 Szymanski-PT-b12-CTLFireability-09 299431 m, 595 m/sec, 1174107 t fired, .
Time elapsed: 1297 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 385/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 350/441 2/32 Szymanski-PT-b12-CTLFireability-12 292473 m, 611 m/sec, 1023694 t fired, .
67 EF EXCL 350/378 2/5 Szymanski-PT-b12-CTLFireability-09 302417 m, 597 m/sec, 1182713 t fired, .
Time elapsed: 1302 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 390/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 355/441 2/32 Szymanski-PT-b12-CTLFireability-12 295513 m, 608 m/sec, 1035484 t fired, .
67 EF EXCL 355/378 2/5 Szymanski-PT-b12-CTLFireability-09 305377 m, 592 m/sec, 1193348 t fired, .
Time elapsed: 1307 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 395/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 360/441 2/32 Szymanski-PT-b12-CTLFireability-12 298946 m, 686 m/sec, 1048640 t fired, .
67 EF EXCL 360/378 2/5 Szymanski-PT-b12-CTLFireability-09 308363 m, 597 m/sec, 1204120 t fired, .
Time elapsed: 1312 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 400/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 365/441 2/32 Szymanski-PT-b12-CTLFireability-12 302397 m, 690 m/sec, 1061146 t fired, .
67 EF EXCL 365/378 2/5 Szymanski-PT-b12-CTLFireability-09 314053 m, 1138 m/sec, 1226798 t fired, .
Time elapsed: 1317 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 405/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 370/441 2/32 Szymanski-PT-b12-CTLFireability-12 305498 m, 620 m/sec, 1073431 t fired, .
67 EF EXCL 370/378 2/5 Szymanski-PT-b12-CTLFireability-09 320193 m, 1228 m/sec, 1247141 t fired, .
Time elapsed: 1322 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 410/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 375/441 2/32 Szymanski-PT-b12-CTLFireability-12 308803 m, 661 m/sec, 1084790 t fired, .
67 EF EXCL 375/378 2/5 Szymanski-PT-b12-CTLFireability-09 325469 m, 1055 m/sec, 1266683 t fired, .
Time elapsed: 1327 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 67 (type EXCL) for Szymanski-PT-b12-CTLFireability-09 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 0 0 6 1 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 415/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 380/441 2/32 Szymanski-PT-b12-CTLFireability-12 313476 m, 934 m/sec, 1101560 t fired, .
Time elapsed: 1332 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 67 (type EXCL) for 27 Szymanski-PT-b12-CTLFireability-09
lola: time limit : 2268 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 420/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 385/441 2/32 Szymanski-PT-b12-CTLFireability-12 319659 m, 1236 m/sec, 1123960 t fired, .
67 EF EXCL 5/2268 1/5 Szymanski-PT-b12-CTLFireability-09 5414 m, -64011 m/sec, 14796 t fired, .
Time elapsed: 1337 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 425/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 390/441 2/32 Szymanski-PT-b12-CTLFireability-12 325630 m, 1194 m/sec, 1144699 t fired, .
67 EF EXCL 10/324 1/5 Szymanski-PT-b12-CTLFireability-09 11076 m, 1132 m/sec, 31993 t fired, .
Time elapsed: 1342 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 430/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 395/441 2/32 Szymanski-PT-b12-CTLFireability-12 331666 m, 1207 m/sec, 1162675 t fired, .
67 EF EXCL 15/324 1/5 Szymanski-PT-b12-CTLFireability-09 16791 m, 1143 m/sec, 51655 t fired, .
Time elapsed: 1347 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 435/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 400/441 2/32 Szymanski-PT-b12-CTLFireability-12 337719 m, 1210 m/sec, 1185306 t fired, .
67 EF EXCL 20/324 1/5 Szymanski-PT-b12-CTLFireability-09 22600 m, 1161 m/sec, 72711 t fired, .
Time elapsed: 1352 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 440/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 405/441 2/32 Szymanski-PT-b12-CTLFireability-12 343779 m, 1212 m/sec, 1209872 t fired, .
67 EF EXCL 25/324 1/5 Szymanski-PT-b12-CTLFireability-09 28327 m, 1145 m/sec, 92279 t fired, .
Time elapsed: 1357 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 445/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 410/441 2/32 Szymanski-PT-b12-CTLFireability-12 349917 m, 1227 m/sec, 1231018 t fired, .
67 EF EXCL 30/324 1/5 Szymanski-PT-b12-CTLFireability-09 34279 m, 1190 m/sec, 110212 t fired, .
Time elapsed: 1362 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 450/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 415/441 2/32 Szymanski-PT-b12-CTLFireability-12 356323 m, 1281 m/sec, 1259422 t fired, .
67 EF EXCL 35/324 1/5 Szymanski-PT-b12-CTLFireability-09 39944 m, 1133 m/sec, 128829 t fired, .
Time elapsed: 1367 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 455/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 420/441 3/32 Szymanski-PT-b12-CTLFireability-12 362742 m, 1283 m/sec, 1282990 t fired, .
67 EF EXCL 40/324 1/5 Szymanski-PT-b12-CTLFireability-09 45630 m, 1137 m/sec, 149063 t fired, .
Time elapsed: 1372 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 460/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 425/441 3/32 Szymanski-PT-b12-CTLFireability-12 369143 m, 1280 m/sec, 1310147 t fired, .
67 EF EXCL 45/324 1/5 Szymanski-PT-b12-CTLFireability-09 51233 m, 1120 m/sec, 168869 t fired, .
Time elapsed: 1377 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 465/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 430/441 3/32 Szymanski-PT-b12-CTLFireability-12 375538 m, 1279 m/sec, 1337159 t fired, .
67 EF EXCL 50/324 1/5 Szymanski-PT-b12-CTLFireability-09 56554 m, 1064 m/sec, 208186 t fired, .
Time elapsed: 1382 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 470/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 435/441 3/32 Szymanski-PT-b12-CTLFireability-12 381817 m, 1255 m/sec, 1361425 t fired, .
67 EF EXCL 55/324 1/5 Szymanski-PT-b12-CTLFireability-09 59826 m, 654 m/sec, 219725 t fired, .
Time elapsed: 1387 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 475/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 440/441 3/32 Szymanski-PT-b12-CTLFireability-12 385435 m, 723 m/sec, 1374797 t fired, .
67 EF EXCL 60/324 1/5 Szymanski-PT-b12-CTLFireability-09 62839 m, 602 m/sec, 229237 t fired, .
Time elapsed: 1392 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 60 (type EXCL) for Szymanski-PT-b12-CTLFireability-12 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 1 0 3 1 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 480/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
67 EF EXCL 65/324 1/5 Szymanski-PT-b12-CTLFireability-09 65879 m, 608 m/sec, 238385 t fired, .
Time elapsed: 1397 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 60 (type EXCL) for 44 Szymanski-PT-b12-CTLFireability-12
lola: time limit : 2203 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 485/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 5/2203 1/5 Szymanski-PT-b12-CTLFireability-12 3868 m, -76313 m/sec, 8938 t fired, .
67 EF EXCL 70/378 1/5 Szymanski-PT-b12-CTLFireability-09 69571 m, 738 m/sec, 249934 t fired, .
Time elapsed: 1402 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 490/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 10/2203 1/5 Szymanski-PT-b12-CTLFireability-12 8213 m, 869 m/sec, 23239 t fired, .
67 EF EXCL 75/324 1/5 Szymanski-PT-b12-CTLFireability-09 74124 m, 910 m/sec, 263502 t fired, .
Time elapsed: 1407 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 495/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 15/2203 1/5 Szymanski-PT-b12-CTLFireability-12 13093 m, 976 m/sec, 37374 t fired, .
67 EF EXCL 80/324 1/5 Szymanski-PT-b12-CTLFireability-09 78932 m, 961 m/sec, 280515 t fired, .
Time elapsed: 1412 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 500/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 20/2203 1/5 Szymanski-PT-b12-CTLFireability-12 16430 m, 667 m/sec, 46892 t fired, .
67 EF EXCL 85/324 1/5 Szymanski-PT-b12-CTLFireability-09 81639 m, 541 m/sec, 291517 t fired, .
Time elapsed: 1417 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 505/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 25/2203 1/5 Szymanski-PT-b12-CTLFireability-12 18872 m, 488 m/sec, 54409 t fired, .
67 EF EXCL 90/324 1/5 Szymanski-PT-b12-CTLFireability-09 83928 m, 457 m/sec, 305890 t fired, .
Time elapsed: 1422 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 510/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 30/2203 1/5 Szymanski-PT-b12-CTLFireability-12 21340 m, 493 m/sec, 62370 t fired, .
67 EF EXCL 95/324 1/5 Szymanski-PT-b12-CTLFireability-09 86079 m, 430 m/sec, 318683 t fired, .
Time elapsed: 1427 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 515/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 35/2203 1/5 Szymanski-PT-b12-CTLFireability-12 23815 m, 495 m/sec, 70585 t fired, .
67 EF EXCL 100/324 1/5 Szymanski-PT-b12-CTLFireability-09 88252 m, 434 m/sec, 334949 t fired, .
Time elapsed: 1432 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 520/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 40/2203 1/5 Szymanski-PT-b12-CTLFireability-12 26253 m, 487 m/sec, 77849 t fired, .
67 EF EXCL 105/324 1/5 Szymanski-PT-b12-CTLFireability-09 90573 m, 464 m/sec, 341689 t fired, .
Time elapsed: 1437 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 525/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 45/2203 1/5 Szymanski-PT-b12-CTLFireability-12 28769 m, 503 m/sec, 84024 t fired, .
67 EF EXCL 110/324 1/5 Szymanski-PT-b12-CTLFireability-09 93075 m, 500 m/sec, 350257 t fired, .
Time elapsed: 1442 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 530/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 50/2203 1/5 Szymanski-PT-b12-CTLFireability-12 31510 m, 548 m/sec, 93687 t fired, .
67 EF EXCL 115/324 1/5 Szymanski-PT-b12-CTLFireability-09 95345 m, 454 m/sec, 357918 t fired, .
Time elapsed: 1447 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 535/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 55/2203 1/5 Szymanski-PT-b12-CTLFireability-12 34240 m, 546 m/sec, 101758 t fired, .
67 EF EXCL 120/324 1/5 Szymanski-PT-b12-CTLFireability-09 97614 m, 453 m/sec, 366369 t fired, .
Time elapsed: 1452 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 540/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 60/2203 1/5 Szymanski-PT-b12-CTLFireability-12 36847 m, 521 m/sec, 112640 t fired, .
67 EF EXCL 125/324 1/5 Szymanski-PT-b12-CTLFireability-09 99931 m, 463 m/sec, 374828 t fired, .
Time elapsed: 1457 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 545/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 65/2203 1/5 Szymanski-PT-b12-CTLFireability-12 39467 m, 524 m/sec, 120774 t fired, .
67 EF EXCL 130/324 1/5 Szymanski-PT-b12-CTLFireability-09 102163 m, 446 m/sec, 383124 t fired, .
Time elapsed: 1462 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 550/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 70/2203 1/5 Szymanski-PT-b12-CTLFireability-12 41852 m, 477 m/sec, 130593 t fired, .
67 EF EXCL 135/324 1/5 Szymanski-PT-b12-CTLFireability-09 104402 m, 447 m/sec, 391026 t fired, .
Time elapsed: 1467 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 555/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 75/2203 1/5 Szymanski-PT-b12-CTLFireability-12 44222 m, 474 m/sec, 139203 t fired, .
67 EF EXCL 140/324 1/5 Szymanski-PT-b12-CTLFireability-09 106801 m, 479 m/sec, 399566 t fired, .
Time elapsed: 1472 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 560/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 80/2203 1/5 Szymanski-PT-b12-CTLFireability-12 46755 m, 506 m/sec, 147669 t fired, .
67 EF EXCL 145/324 1/5 Szymanski-PT-b12-CTLFireability-09 109150 m, 469 m/sec, 407667 t fired, .
Time elapsed: 1477 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 565/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 85/2203 1/5 Szymanski-PT-b12-CTLFireability-12 49248 m, 498 m/sec, 157179 t fired, .
67 EF EXCL 150/324 1/5 Szymanski-PT-b12-CTLFireability-09 111737 m, 517 m/sec, 414248 t fired, .
Time elapsed: 1482 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 570/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 90/2203 1/5 Szymanski-PT-b12-CTLFireability-12 51897 m, 529 m/sec, 166497 t fired, .
67 EF EXCL 155/324 1/5 Szymanski-PT-b12-CTLFireability-09 114347 m, 522 m/sec, 423269 t fired, .
Time elapsed: 1487 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 575/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 95/2203 1/5 Szymanski-PT-b12-CTLFireability-12 54345 m, 489 m/sec, 174854 t fired, .
67 EF EXCL 160/324 1/5 Szymanski-PT-b12-CTLFireability-09 116791 m, 488 m/sec, 430793 t fired, .
Time elapsed: 1492 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 580/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 100/2203 1/5 Szymanski-PT-b12-CTLFireability-12 56750 m, 481 m/sec, 180208 t fired, .
67 EF EXCL 165/324 1/5 Szymanski-PT-b12-CTLFireability-09 119293 m, 500 m/sec, 438484 t fired, .
Time elapsed: 1497 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 585/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 105/2203 1/5 Szymanski-PT-b12-CTLFireability-12 59214 m, 492 m/sec, 189146 t fired, .
67 EF EXCL 170/324 1/5 Szymanski-PT-b12-CTLFireability-09 121668 m, 475 m/sec, 447593 t fired, .
Time elapsed: 1502 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 590/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 110/2203 1/5 Szymanski-PT-b12-CTLFireability-12 61692 m, 495 m/sec, 197093 t fired, .
67 EF EXCL 175/324 1/5 Szymanski-PT-b12-CTLFireability-09 124162 m, 498 m/sec, 455664 t fired, .
Time elapsed: 1507 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 595/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 115/2203 1/5 Szymanski-PT-b12-CTLFireability-12 65421 m, 745 m/sec, 208413 t fired, .
67 EF EXCL 180/324 1/5 Szymanski-PT-b12-CTLFireability-09 127012 m, 570 m/sec, 465851 t fired, .
Time elapsed: 1512 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 600/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 120/2203 1/5 Szymanski-PT-b12-CTLFireability-12 69609 m, 837 m/sec, 224373 t fired, .
67 EF EXCL 185/324 1/5 Szymanski-PT-b12-CTLFireability-09 130712 m, 740 m/sec, 478326 t fired, .
Time elapsed: 1517 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 605/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 125/2203 1/5 Szymanski-PT-b12-CTLFireability-12 72909 m, 660 m/sec, 235191 t fired, .
67 EF EXCL 190/324 1/5 Szymanski-PT-b12-CTLFireability-09 133779 m, 613 m/sec, 488918 t fired, .
Time elapsed: 1522 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 610/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 130/2203 1/5 Szymanski-PT-b12-CTLFireability-12 75642 m, 546 m/sec, 245206 t fired, .
67 EF EXCL 195/324 1/5 Szymanski-PT-b12-CTLFireability-09 136897 m, 623 m/sec, 498871 t fired, .
Time elapsed: 1527 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 615/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 135/2203 1/5 Szymanski-PT-b12-CTLFireability-12 79600 m, 791 m/sec, 258137 t fired, .
67 EF EXCL 200/324 1/5 Szymanski-PT-b12-CTLFireability-09 140164 m, 653 m/sec, 510111 t fired, .
Time elapsed: 1532 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 620/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 140/2203 1/5 Szymanski-PT-b12-CTLFireability-12 83666 m, 813 m/sec, 272173 t fired, .
67 EF EXCL 205/324 1/5 Szymanski-PT-b12-CTLFireability-09 143425 m, 652 m/sec, 531313 t fired, .
Time elapsed: 1537 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 625/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 145/2203 1/5 Szymanski-PT-b12-CTLFireability-12 88443 m, 955 m/sec, 288142 t fired, .
67 EF EXCL 210/324 1/5 Szymanski-PT-b12-CTLFireability-09 147666 m, 848 m/sec, 561873 t fired, .
Time elapsed: 1542 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 630/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 150/2203 1/5 Szymanski-PT-b12-CTLFireability-12 92100 m, 731 m/sec, 300971 t fired, .
67 EF EXCL 215/324 1/5 Szymanski-PT-b12-CTLFireability-09 151260 m, 718 m/sec, 581972 t fired, .
Time elapsed: 1547 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 635/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 155/2203 1/5 Szymanski-PT-b12-CTLFireability-12 96096 m, 799 m/sec, 311435 t fired, .
67 EF EXCL 220/324 1/5 Szymanski-PT-b12-CTLFireability-09 154398 m, 627 m/sec, 593685 t fired, .
Time elapsed: 1552 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 640/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 160/2203 1/5 Szymanski-PT-b12-CTLFireability-12 99046 m, 590 m/sec, 322054 t fired, .
67 EF EXCL 225/324 1/5 Szymanski-PT-b12-CTLFireability-09 157419 m, 604 m/sec, 604153 t fired, .
Time elapsed: 1557 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 645/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 165/2203 1/5 Szymanski-PT-b12-CTLFireability-12 102144 m, 619 m/sec, 333978 t fired, .
67 EF EXCL 230/324 1/5 Szymanski-PT-b12-CTLFireability-09 160243 m, 564 m/sec, 613212 t fired, .
Time elapsed: 1562 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 650/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 170/2203 1/5 Szymanski-PT-b12-CTLFireability-12 106323 m, 835 m/sec, 348142 t fired, .
67 EF EXCL 235/324 1/5 Szymanski-PT-b12-CTLFireability-09 163269 m, 605 m/sec, 625506 t fired, .
Time elapsed: 1567 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 655/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 175/2203 1/5 Szymanski-PT-b12-CTLFireability-12 109578 m, 651 m/sec, 362904 t fired, .
67 EF EXCL 240/324 1/5 Szymanski-PT-b12-CTLFireability-09 167005 m, 747 m/sec, 639401 t fired, .
Time elapsed: 1572 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 660/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 180/2203 1/5 Szymanski-PT-b12-CTLFireability-12 113367 m, 757 m/sec, 375944 t fired, .
67 EF EXCL 245/324 1/5 Szymanski-PT-b12-CTLFireability-09 170224 m, 643 m/sec, 653002 t fired, .
Time elapsed: 1577 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 665/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 185/2203 1/5 Szymanski-PT-b12-CTLFireability-12 117689 m, 864 m/sec, 393917 t fired, .
67 EF EXCL 250/324 1/5 Szymanski-PT-b12-CTLFireability-09 173113 m, 577 m/sec, 664009 t fired, .
Time elapsed: 1582 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 670/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 190/2203 1/5 Szymanski-PT-b12-CTLFireability-12 121393 m, 740 m/sec, 407910 t fired, .
67 EF EXCL 255/324 1/5 Szymanski-PT-b12-CTLFireability-09 176621 m, 701 m/sec, 677642 t fired, .
Time elapsed: 1587 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 675/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 195/2203 1/5 Szymanski-PT-b12-CTLFireability-12 125280 m, 777 m/sec, 422625 t fired, .
67 EF EXCL 260/324 1/5 Szymanski-PT-b12-CTLFireability-09 179946 m, 665 m/sec, 689758 t fired, .
Time elapsed: 1592 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 680/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 200/2203 1/5 Szymanski-PT-b12-CTLFireability-12 129707 m, 885 m/sec, 440099 t fired, .
67 EF EXCL 265/324 1/5 Szymanski-PT-b12-CTLFireability-09 183445 m, 699 m/sec, 699659 t fired, .
Time elapsed: 1597 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 685/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 205/2203 1/5 Szymanski-PT-b12-CTLFireability-12 133068 m, 672 m/sec, 452544 t fired, .
67 EF EXCL 270/324 1/5 Szymanski-PT-b12-CTLFireability-09 186609 m, 632 m/sec, 709428 t fired, .
Time elapsed: 1602 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 690/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 210/2203 1/5 Szymanski-PT-b12-CTLFireability-12 137439 m, 874 m/sec, 464327 t fired, .
67 EF EXCL 275/324 2/5 Szymanski-PT-b12-CTLFireability-09 190058 m, 689 m/sec, 720971 t fired, .
Time elapsed: 1607 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 696/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 216/2203 1/5 Szymanski-PT-b12-CTLFireability-12 141201 m, 752 m/sec, 477574 t fired, .
67 EF EXCL 281/324 2/5 Szymanski-PT-b12-CTLFireability-09 194092 m, 806 m/sec, 736038 t fired, .
Time elapsed: 1613 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 701/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 221/2203 1/5 Szymanski-PT-b12-CTLFireability-12 145331 m, 826 m/sec, 491724 t fired, .
67 EF EXCL 286/324 2/5 Szymanski-PT-b12-CTLFireability-09 198283 m, 838 m/sec, 749376 t fired, .
Time elapsed: 1618 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 705/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 225/2203 1/5 Szymanski-PT-b12-CTLFireability-12 149229 m, 779 m/sec, 505135 t fired, .
67 EF EXCL 290/324 2/5 Szymanski-PT-b12-CTLFireability-09 201632 m, 669 m/sec, 762360 t fired, .
Time elapsed: 1622 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 711/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 231/2203 1/5 Szymanski-PT-b12-CTLFireability-12 153320 m, 818 m/sec, 517622 t fired, .
67 EF EXCL 296/324 2/5 Szymanski-PT-b12-CTLFireability-09 204817 m, 637 m/sec, 772806 t fired, .
Time elapsed: 1628 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 716/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 236/2203 1/5 Szymanski-PT-b12-CTLFireability-12 157673 m, 870 m/sec, 534522 t fired, .
67 EF EXCL 301/324 2/5 Szymanski-PT-b12-CTLFireability-09 207884 m, 613 m/sec, 784877 t fired, .
Time elapsed: 1633 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 721/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 241/2203 1/5 Szymanski-PT-b12-CTLFireability-12 161592 m, 783 m/sec, 548764 t fired, .
67 EF EXCL 306/324 2/5 Szymanski-PT-b12-CTLFireability-09 211465 m, 716 m/sec, 798035 t fired, .
Time elapsed: 1638 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 726/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 246/2203 1/5 Szymanski-PT-b12-CTLFireability-12 165496 m, 780 m/sec, 562386 t fired, .
67 EF EXCL 311/324 2/5 Szymanski-PT-b12-CTLFireability-09 215359 m, 778 m/sec, 810491 t fired, .
Time elapsed: 1643 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 731/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 251/2203 1/5 Szymanski-PT-b12-CTLFireability-12 169533 m, 807 m/sec, 577728 t fired, .
67 EF EXCL 316/324 2/5 Szymanski-PT-b12-CTLFireability-09 219662 m, 860 m/sec, 826268 t fired, .
Time elapsed: 1648 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 736/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 256/2203 1/5 Szymanski-PT-b12-CTLFireability-12 173492 m, 791 m/sec, 590413 t fired, .
67 EF EXCL 321/324 2/5 Szymanski-PT-b12-CTLFireability-09 222943 m, 656 m/sec, 837195 t fired, .
Time elapsed: 1653 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 67 (type EXCL) for Szymanski-PT-b12-CTLFireability-09 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 0 0 6 1 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 741/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 261/2203 1/5 Szymanski-PT-b12-CTLFireability-12 177058 m, 713 m/sec, 605079 t fired, .
Time elapsed: 1658 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 67 (type EXCL) for 27 Szymanski-PT-b12-CTLFireability-09
lola: time limit : 1942 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 746/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 266/367 2/5 Szymanski-PT-b12-CTLFireability-12 180387 m, 665 m/sec, 615825 t fired, .
67 EF EXCL 5/1942 1/5 Szymanski-PT-b12-CTLFireability-09 2184 m, -44151 m/sec, 4378 t fired, .
Time elapsed: 1663 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 751/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 271/367 2/5 Szymanski-PT-b12-CTLFireability-12 183664 m, 655 m/sec, 628273 t fired, .
67 EF EXCL 10/277 1/5 Szymanski-PT-b12-CTLFireability-09 5117 m, 586 m/sec, 13590 t fired, .
Time elapsed: 1668 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 756/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 276/367 2/5 Szymanski-PT-b12-CTLFireability-12 186592 m, 585 m/sec, 637821 t fired, .
67 EF EXCL 15/277 1/5 Szymanski-PT-b12-CTLFireability-09 8183 m, 613 m/sec, 23172 t fired, .
Time elapsed: 1673 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 761/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 281/367 2/5 Szymanski-PT-b12-CTLFireability-12 190443 m, 770 m/sec, 651286 t fired, .
67 EF EXCL 20/277 1/5 Szymanski-PT-b12-CTLFireability-09 11832 m, 729 m/sec, 34488 t fired, .
Time elapsed: 1678 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 766/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 286/367 2/5 Szymanski-PT-b12-CTLFireability-12 194474 m, 806 m/sec, 665708 t fired, .
67 EF EXCL 25/277 1/5 Szymanski-PT-b12-CTLFireability-09 15383 m, 710 m/sec, 47772 t fired, .
Time elapsed: 1683 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 771/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 291/367 2/5 Szymanski-PT-b12-CTLFireability-12 198765 m, 858 m/sec, 676798 t fired, .
67 EF EXCL 30/277 1/5 Szymanski-PT-b12-CTLFireability-09 19072 m, 737 m/sec, 59973 t fired, .
Time elapsed: 1688 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 776/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 296/367 2/5 Szymanski-PT-b12-CTLFireability-12 203283 m, 903 m/sec, 693646 t fired, .
67 EF EXCL 35/277 1/5 Szymanski-PT-b12-CTLFireability-09 22248 m, 635 m/sec, 71491 t fired, .
Time elapsed: 1693 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 781/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 301/367 2/5 Szymanski-PT-b12-CTLFireability-12 206967 m, 736 m/sec, 707782 t fired, .
67 EF EXCL 40/277 1/5 Szymanski-PT-b12-CTLFireability-09 25043 m, 559 m/sec, 79761 t fired, .
Time elapsed: 1698 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 786/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 306/367 2/5 Szymanski-PT-b12-CTLFireability-12 209991 m, 604 m/sec, 719355 t fired, .
67 EF EXCL 45/277 1/5 Szymanski-PT-b12-CTLFireability-09 27612 m, 513 m/sec, 89495 t fired, .
Time elapsed: 1703 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 791/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 311/367 2/5 Szymanski-PT-b12-CTLFireability-12 214006 m, 803 m/sec, 734306 t fired, .
67 EF EXCL 50/277 1/5 Szymanski-PT-b12-CTLFireability-09 30370 m, 551 m/sec, 98860 t fired, .
Time elapsed: 1708 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 796/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 316/367 2/5 Szymanski-PT-b12-CTLFireability-12 217218 m, 642 m/sec, 748317 t fired, .
67 EF EXCL 55/277 1/5 Szymanski-PT-b12-CTLFireability-09 33484 m, 622 m/sec, 107297 t fired, .
Time elapsed: 1713 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 801/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 321/367 2/5 Szymanski-PT-b12-CTLFireability-12 219322 m, 420 m/sec, 757578 t fired, .
67 EF EXCL 60/277 1/5 Szymanski-PT-b12-CTLFireability-09 36956 m, 694 m/sec, 118034 t fired, .
Time elapsed: 1718 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 806/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 326/367 2/5 Szymanski-PT-b12-CTLFireability-12 221829 m, 501 m/sec, 764101 t fired, .
67 EF EXCL 65/277 1/5 Szymanski-PT-b12-CTLFireability-09 40071 m, 623 m/sec, 129066 t fired, .
Time elapsed: 1723 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 811/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 331/367 2/5 Szymanski-PT-b12-CTLFireability-12 225386 m, 711 m/sec, 779046 t fired, .
67 EF EXCL 70/277 1/5 Szymanski-PT-b12-CTLFireability-09 44078 m, 801 m/sec, 143854 t fired, .
Time elapsed: 1728 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 816/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 336/367 2/5 Szymanski-PT-b12-CTLFireability-12 228704 m, 663 m/sec, 794629 t fired, .
67 EF EXCL 75/277 1/5 Szymanski-PT-b12-CTLFireability-09 46671 m, 518 m/sec, 153073 t fired, .
Time elapsed: 1733 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 821/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 341/367 2/5 Szymanski-PT-b12-CTLFireability-12 231994 m, 658 m/sec, 807189 t fired, .
67 EF EXCL 80/277 1/5 Szymanski-PT-b12-CTLFireability-09 50794 m, 824 m/sec, 166920 t fired, .
Time elapsed: 1738 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 826/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 346/367 2/5 Szymanski-PT-b12-CTLFireability-12 236327 m, 866 m/sec, 823878 t fired, .
67 EF EXCL 85/277 1/5 Szymanski-PT-b12-CTLFireability-09 54340 m, 709 m/sec, 192196 t fired, .
Time elapsed: 1743 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 831/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 351/367 2/5 Szymanski-PT-b12-CTLFireability-12 240694 m, 873 m/sec, 841785 t fired, .
67 EF EXCL 90/277 1/5 Szymanski-PT-b12-CTLFireability-09 58174 m, 766 m/sec, 214955 t fired, .
Time elapsed: 1748 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 836/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 356/367 2/5 Szymanski-PT-b12-CTLFireability-12 245007 m, 862 m/sec, 857267 t fired, .
67 EF EXCL 95/277 1/5 Szymanski-PT-b12-CTLFireability-09 61906 m, 746 m/sec, 225860 t fired, .
Time elapsed: 1753 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 841/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 361/367 2/5 Szymanski-PT-b12-CTLFireability-12 249148 m, 828 m/sec, 873547 t fired, .
67 EF EXCL 100/277 1/5 Szymanski-PT-b12-CTLFireability-09 65527 m, 724 m/sec, 237015 t fired, .
Time elapsed: 1758 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 846/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 366/367 2/5 Szymanski-PT-b12-CTLFireability-12 253271 m, 824 m/sec, 882887 t fired, .
67 EF EXCL 105/277 1/5 Szymanski-PT-b12-CTLFireability-09 69459 m, 786 m/sec, 249551 t fired, .
Time elapsed: 1763 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 60 (type EXCL) for Szymanski-PT-b12-CTLFireability-12 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 1 0 3 1 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 851/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
67 EF EXCL 110/277 1/5 Szymanski-PT-b12-CTLFireability-09 73519 m, 812 m/sec, 261343 t fired, .
Time elapsed: 1768 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 60 (type EXCL) for 44 Szymanski-PT-b12-CTLFireability-12
lola: time limit : 1832 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 856/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 5/1832 1/5 Szymanski-PT-b12-CTLFireability-12 4214 m, -49811 m/sec, 10304 t fired, .
67 EF EXCL 115/323 1/5 Szymanski-PT-b12-CTLFireability-09 77532 m, 802 m/sec, 275578 t fired, .
Time elapsed: 1773 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 861/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 10/1832 1/5 Szymanski-PT-b12-CTLFireability-12 8301 m, 817 m/sec, 23354 t fired, .
67 EF EXCL 120/277 1/5 Szymanski-PT-b12-CTLFireability-09 81594 m, 812 m/sec, 291269 t fired, .
Time elapsed: 1778 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 866/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 15/1832 1/5 Szymanski-PT-b12-CTLFireability-12 12495 m, 838 m/sec, 35484 t fired, .
67 EF EXCL 125/277 1/5 Szymanski-PT-b12-CTLFireability-09 85300 m, 741 m/sec, 313367 t fired, .
Time elapsed: 1783 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 871/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 20/1832 1/5 Szymanski-PT-b12-CTLFireability-12 16441 m, 789 m/sec, 46914 t fired, .
67 EF EXCL 130/277 1/5 Szymanski-PT-b12-CTLFireability-09 89034 m, 746 m/sec, 337050 t fired, .
Time elapsed: 1788 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 876/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 25/1832 1/5 Szymanski-PT-b12-CTLFireability-12 20766 m, 865 m/sec, 60494 t fired, .
67 EF EXCL 135/277 1/5 Szymanski-PT-b12-CTLFireability-09 93042 m, 801 m/sec, 349886 t fired, .
Time elapsed: 1793 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 881/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 30/1832 1/5 Szymanski-PT-b12-CTLFireability-12 24777 m, 802 m/sec, 73517 t fired, .
67 EF EXCL 140/277 1/5 Szymanski-PT-b12-CTLFireability-09 96787 m, 749 m/sec, 363239 t fired, .
Time elapsed: 1798 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 886/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 35/1832 1/5 Szymanski-PT-b12-CTLFireability-12 28665 m, 777 m/sec, 83894 t fired, .
67 EF EXCL 145/277 1/5 Szymanski-PT-b12-CTLFireability-09 100347 m, 712 m/sec, 376609 t fired, .
Time elapsed: 1803 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 891/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 40/1832 1/5 Szymanski-PT-b12-CTLFireability-12 32953 m, 857 m/sec, 98016 t fired, .
67 EF EXCL 150/277 1/5 Szymanski-PT-b12-CTLFireability-09 104403 m, 811 m/sec, 391027 t fired, .
Time elapsed: 1808 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 896/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 45/1832 1/5 Szymanski-PT-b12-CTLFireability-12 36883 m, 786 m/sec, 112686 t fired, .
67 EF EXCL 155/277 1/5 Szymanski-PT-b12-CTLFireability-09 108555 m, 830 m/sec, 405587 t fired, .
Time elapsed: 1813 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 901/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 50/1832 1/5 Szymanski-PT-b12-CTLFireability-12 41183 m, 860 m/sec, 128224 t fired, .
67 EF EXCL 160/277 1/5 Szymanski-PT-b12-CTLFireability-09 112608 m, 810 m/sec, 416739 t fired, .
Time elapsed: 1818 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 906/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 55/1832 1/5 Szymanski-PT-b12-CTLFireability-12 45837 m, 930 m/sec, 144872 t fired, .
67 EF EXCL 165/277 1/5 Szymanski-PT-b12-CTLFireability-09 116430 m, 764 m/sec, 429884 t fired, .
Time elapsed: 1823 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 911/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 60/1832 1/5 Szymanski-PT-b12-CTLFireability-12 50092 m, 851 m/sec, 160836 t fired, .
67 EF EXCL 170/277 1/5 Szymanski-PT-b12-CTLFireability-09 120494 m, 812 m/sec, 443894 t fired, .
Time elapsed: 1828 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 916/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 65/1832 1/5 Szymanski-PT-b12-CTLFireability-12 54579 m, 897 m/sec, 175288 t fired, .
67 EF EXCL 175/277 1/5 Szymanski-PT-b12-CTLFireability-09 124626 m, 826 m/sec, 457359 t fired, .
Time elapsed: 1833 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 921/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 70/1832 1/5 Szymanski-PT-b12-CTLFireability-12 58541 m, 792 m/sec, 187229 t fired, .
67 EF EXCL 180/277 1/5 Szymanski-PT-b12-CTLFireability-09 129194 m, 913 m/sec, 473041 t fired, .
Time elapsed: 1838 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 926/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 75/1832 1/5 Szymanski-PT-b12-CTLFireability-12 63119 m, 915 m/sec, 201824 t fired, .
67 EF EXCL 185/277 1/5 Szymanski-PT-b12-CTLFireability-09 133412 m, 843 m/sec, 487549 t fired, .
Time elapsed: 1843 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 931/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 80/1832 1/5 Szymanski-PT-b12-CTLFireability-12 67010 m, 778 m/sec, 214945 t fired, .
67 EF EXCL 190/277 1/5 Szymanski-PT-b12-CTLFireability-09 137247 m, 767 m/sec, 500436 t fired, .
Time elapsed: 1848 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 936/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 85/1832 1/5 Szymanski-PT-b12-CTLFireability-12 71061 m, 810 m/sec, 227907 t fired, .
67 EF EXCL 195/277 1/5 Szymanski-PT-b12-CTLFireability-09 141310 m, 812 m/sec, 517153 t fired, .
Time elapsed: 1853 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 941/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 90/1832 1/5 Szymanski-PT-b12-CTLFireability-12 75305 m, 848 m/sec, 243933 t fired, .
67 EF EXCL 200/277 1/5 Szymanski-PT-b12-CTLFireability-09 145109 m, 759 m/sec, 543784 t fired, .
Time elapsed: 1858 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 946/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 95/1832 1/5 Szymanski-PT-b12-CTLFireability-12 79530 m, 845 m/sec, 258006 t fired, .
67 EF EXCL 205/277 1/5 Szymanski-PT-b12-CTLFireability-09 148838 m, 745 m/sec, 570978 t fired, .
Time elapsed: 1863 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 951/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 100/1832 1/5 Szymanski-PT-b12-CTLFireability-12 83667 m, 827 m/sec, 272176 t fired, .
67 EF EXCL 210/277 1/5 Szymanski-PT-b12-CTLFireability-09 152607 m, 753 m/sec, 586350 t fired, .
Time elapsed: 1868 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 956/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 105/1832 1/5 Szymanski-PT-b12-CTLFireability-12 87468 m, 760 m/sec, 285753 t fired, .
67 EF EXCL 215/277 1/5 Szymanski-PT-b12-CTLFireability-09 156313 m, 741 m/sec, 599550 t fired, .
Time elapsed: 1873 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 961/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 110/1832 1/5 Szymanski-PT-b12-CTLFireability-12 92034 m, 913 m/sec, 300845 t fired, .
67 EF EXCL 220/277 1/5 Szymanski-PT-b12-CTLFireability-09 159945 m, 726 m/sec, 611297 t fired, .
Time elapsed: 1878 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 966/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 115/1832 1/5 Szymanski-PT-b12-CTLFireability-12 96545 m, 902 m/sec, 313432 t fired, .
67 EF EXCL 225/277 1/5 Szymanski-PT-b12-CTLFireability-09 164069 m, 824 m/sec, 629375 t fired, .
Time elapsed: 1883 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 971/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 120/1832 1/5 Szymanski-PT-b12-CTLFireability-12 101189 m, 928 m/sec, 330695 t fired, .
67 EF EXCL 230/277 1/5 Szymanski-PT-b12-CTLFireability-09 167796 m, 745 m/sec, 643084 t fired, .
Time elapsed: 1888 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 976/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 125/1832 1/5 Szymanski-PT-b12-CTLFireability-12 105322 m, 826 m/sec, 343975 t fired, .
67 EF EXCL 235/277 1/5 Szymanski-PT-b12-CTLFireability-09 171603 m, 761 m/sec, 657941 t fired, .
Time elapsed: 1893 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 981/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 130/1832 1/5 Szymanski-PT-b12-CTLFireability-12 109543 m, 844 m/sec, 362851 t fired, .
67 EF EXCL 240/277 1/5 Szymanski-PT-b12-CTLFireability-09 175104 m, 700 m/sec, 671243 t fired, .
Time elapsed: 1898 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 986/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 135/1832 1/5 Szymanski-PT-b12-CTLFireability-12 113561 m, 803 m/sec, 377321 t fired, .
67 EF EXCL 245/277 1/5 Szymanski-PT-b12-CTLFireability-09 178805 m, 740 m/sec, 685931 t fired, .
Time elapsed: 1903 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 991/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 140/1832 1/5 Szymanski-PT-b12-CTLFireability-12 117934 m, 874 m/sec, 394239 t fired, .
67 EF EXCL 250/277 1/5 Szymanski-PT-b12-CTLFireability-09 182820 m, 803 m/sec, 698502 t fired, .
Time elapsed: 1908 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 996/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 145/1832 1/5 Szymanski-PT-b12-CTLFireability-12 122008 m, 814 m/sec, 410699 t fired, .
67 EF EXCL 255/277 1/5 Szymanski-PT-b12-CTLFireability-09 186779 m, 791 m/sec, 710830 t fired, .
Time elapsed: 1913 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1001/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 150/1832 1/5 Szymanski-PT-b12-CTLFireability-12 126376 m, 873 m/sec, 427577 t fired, .
67 EF EXCL 260/277 2/5 Szymanski-PT-b12-CTLFireability-09 191231 m, 890 m/sec, 726024 t fired, .
Time elapsed: 1918 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1006/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 155/1832 1/5 Szymanski-PT-b12-CTLFireability-12 130597 m, 844 m/sec, 442740 t fired, .
67 EF EXCL 265/277 2/5 Szymanski-PT-b12-CTLFireability-09 195442 m, 842 m/sec, 738675 t fired, .
Time elapsed: 1923 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1011/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 160/1832 1/5 Szymanski-PT-b12-CTLFireability-12 134796 m, 839 m/sec, 458083 t fired, .
67 EF EXCL 270/277 2/5 Szymanski-PT-b12-CTLFireability-09 199705 m, 852 m/sec, 754692 t fired, .
Time elapsed: 1928 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1016/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 165/1832 1/5 Szymanski-PT-b12-CTLFireability-12 138990 m, 838 m/sec, 468790 t fired, .
67 EF EXCL 275/277 2/5 Szymanski-PT-b12-CTLFireability-09 204220 m, 903 m/sec, 771685 t fired, .
Time elapsed: 1933 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 67 (type EXCL) for Szymanski-PT-b12-CTLFireability-09 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 0 0 6 1 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1021/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 170/1832 1/5 Szymanski-PT-b12-CTLFireability-12 143142 m, 830 m/sec, 483329 t fired, .
Time elapsed: 1938 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 67 (type EXCL) for 27 Szymanski-PT-b12-CTLFireability-09
lola: time limit : 1662 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1026/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 175/305 1/5 Szymanski-PT-b12-CTLFireability-12 147287 m, 829 m/sec, 498549 t fired, .
67 EF EXCL 5/1662 1/5 Szymanski-PT-b12-CTLFireability-09 3443 m, -40155 m/sec, 7834 t fired, .
Time elapsed: 1943 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1031/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 180/305 1/5 Szymanski-PT-b12-CTLFireability-12 151568 m, 856 m/sec, 511091 t fired, .
67 EF EXCL 10/237 1/5 Szymanski-PT-b12-CTLFireability-09 7296 m, 770 m/sec, 20745 t fired, .
Time elapsed: 1948 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1036/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 185/305 1/5 Szymanski-PT-b12-CTLFireability-12 155958 m, 878 m/sec, 527668 t fired, .
67 EF EXCL 15/237 1/5 Szymanski-PT-b12-CTLFireability-09 10866 m, 714 m/sec, 31303 t fired, .
Time elapsed: 1953 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1041/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 190/305 1/5 Szymanski-PT-b12-CTLFireability-12 160149 m, 838 m/sec, 544014 t fired, .
67 EF EXCL 20/237 1/5 Szymanski-PT-b12-CTLFireability-09 14798 m, 786 m/sec, 45766 t fired, .
Time elapsed: 1958 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1046/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 195/305 1/5 Szymanski-PT-b12-CTLFireability-12 164739 m, 918 m/sec, 558919 t fired, .
67 EF EXCL 25/237 1/5 Szymanski-PT-b12-CTLFireability-09 18619 m, 764 m/sec, 58098 t fired, .
Time elapsed: 1963 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1051/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 200/305 1/5 Szymanski-PT-b12-CTLFireability-12 169006 m, 853 m/sec, 576381 t fired, .
67 EF EXCL 30/237 1/5 Szymanski-PT-b12-CTLFireability-09 22814 m, 839 m/sec, 73734 t fired, .
Time elapsed: 1968 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1056/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 205/305 1/5 Szymanski-PT-b12-CTLFireability-12 173209 m, 840 m/sec, 589664 t fired, .
67 EF EXCL 35/237 1/5 Szymanski-PT-b12-CTLFireability-09 26715 m, 780 m/sec, 86353 t fired, .
Time elapsed: 1973 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1061/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 210/305 1/5 Szymanski-PT-b12-CTLFireability-12 177499 m, 858 m/sec, 606256 t fired, .
67 EF EXCL 40/237 1/5 Szymanski-PT-b12-CTLFireability-09 30163 m, 689 m/sec, 98476 t fired, .
Time elapsed: 1978 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1066/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 215/305 2/5 Szymanski-PT-b12-CTLFireability-12 181786 m, 857 m/sec, 621089 t fired, .
67 EF EXCL 45/237 1/5 Szymanski-PT-b12-CTLFireability-09 34299 m, 827 m/sec, 110251 t fired, .
Time elapsed: 1983 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1071/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 220/305 2/5 Szymanski-PT-b12-CTLFireability-12 186030 m, 848 m/sec, 635116 t fired, .
67 EF EXCL 50/237 1/5 Szymanski-PT-b12-CTLFireability-09 38294 m, 799 m/sec, 123403 t fired, .
Time elapsed: 1988 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1076/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 225/305 2/5 Szymanski-PT-b12-CTLFireability-12 190217 m, 837 m/sec, 650139 t fired, .
67 EF EXCL 55/237 1/5 Szymanski-PT-b12-CTLFireability-09 42683 m, 877 m/sec, 138949 t fired, .
Time elapsed: 1993 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1081/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 230/305 2/5 Szymanski-PT-b12-CTLFireability-12 194425 m, 841 m/sec, 665615 t fired, .
67 EF EXCL 60/237 1/5 Szymanski-PT-b12-CTLFireability-09 46596 m, 782 m/sec, 152604 t fired, .
Time elapsed: 1998 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1086/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 235/305 2/5 Szymanski-PT-b12-CTLFireability-12 198518 m, 818 m/sec, 676483 t fired, .
67 EF EXCL 65/237 1/5 Szymanski-PT-b12-CTLFireability-09 50751 m, 831 m/sec, 166813 t fired, .
Time elapsed: 2003 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1091/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 240/305 2/5 Szymanski-PT-b12-CTLFireability-12 202841 m, 864 m/sec, 691501 t fired, .
67 EF EXCL 70/237 1/5 Szymanski-PT-b12-CTLFireability-09 54471 m, 744 m/sec, 193324 t fired, .
Time elapsed: 2008 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1096/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 245/305 2/5 Szymanski-PT-b12-CTLFireability-12 207210 m, 873 m/sec, 709175 t fired, .
67 EF EXCL 75/237 1/5 Szymanski-PT-b12-CTLFireability-09 58456 m, 797 m/sec, 215786 t fired, .
Time elapsed: 2013 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1101/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 250/305 2/5 Szymanski-PT-b12-CTLFireability-12 211823 m, 922 m/sec, 723702 t fired, .
67 EF EXCL 80/237 1/5 Szymanski-PT-b12-CTLFireability-09 62588 m, 826 m/sec, 228351 t fired, .
Time elapsed: 2018 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1106/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 255/305 2/5 Szymanski-PT-b12-CTLFireability-12 216248 m, 885 m/sec, 743733 t fired, .
67 EF EXCL 85/237 1/5 Szymanski-PT-b12-CTLFireability-09 66634 m, 809 m/sec, 240715 t fired, .
Time elapsed: 2023 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1111/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 260/305 2/5 Szymanski-PT-b12-CTLFireability-12 220412 m, 832 m/sec, 761714 t fired, .
67 EF EXCL 90/237 1/5 Szymanski-PT-b12-CTLFireability-09 70579 m, 789 m/sec, 252887 t fired, .
Time elapsed: 2028 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1116/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 265/305 2/5 Szymanski-PT-b12-CTLFireability-12 224429 m, 803 m/sec, 776245 t fired, .
67 EF EXCL 95/237 1/5 Szymanski-PT-b12-CTLFireability-09 74809 m, 846 m/sec, 266310 t fired, .
Time elapsed: 2033 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1121/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 270/305 2/5 Szymanski-PT-b12-CTLFireability-12 228870 m, 888 m/sec, 795262 t fired, .
67 EF EXCL 100/237 1/5 Szymanski-PT-b12-CTLFireability-09 79017 m, 841 m/sec, 280677 t fired, .
Time elapsed: 2038 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1126/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 275/305 2/5 Szymanski-PT-b12-CTLFireability-12 233015 m, 829 m/sec, 809878 t fired, .
67 EF EXCL 105/237 1/5 Szymanski-PT-b12-CTLFireability-09 82716 m, 739 m/sec, 297808 t fired, .
Time elapsed: 2043 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1131/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 280/305 2/5 Szymanski-PT-b12-CTLFireability-12 237031 m, 803 m/sec, 826061 t fired, .
67 EF EXCL 110/237 1/5 Szymanski-PT-b12-CTLFireability-09 86197 m, 696 m/sec, 319692 t fired, .
Time elapsed: 2048 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1136/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 285/305 2/5 Szymanski-PT-b12-CTLFireability-12 241264 m, 846 m/sec, 843338 t fired, .
67 EF EXCL 115/237 1/5 Szymanski-PT-b12-CTLFireability-09 90012 m, 763 m/sec, 339116 t fired, .
Time elapsed: 2053 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1141/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 290/305 2/5 Szymanski-PT-b12-CTLFireability-12 245384 m, 824 m/sec, 859295 t fired, .
67 EF EXCL 120/237 1/5 Szymanski-PT-b12-CTLFireability-09 94080 m, 813 m/sec, 352498 t fired, .
Time elapsed: 2058 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1146/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 295/305 2/5 Szymanski-PT-b12-CTLFireability-12 249773 m, 877 m/sec, 874691 t fired, .
67 EF EXCL 125/237 1/5 Szymanski-PT-b12-CTLFireability-09 98111 m, 806 m/sec, 367019 t fired, .
Time elapsed: 2063 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1151/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 300/305 2/5 Szymanski-PT-b12-CTLFireability-12 254076 m, 860 m/sec, 886344 t fired, .
67 EF EXCL 130/237 1/5 Szymanski-PT-b12-CTLFireability-09 101745 m, 726 m/sec, 380849 t fired, .
Time elapsed: 2068 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1156/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 305/305 2/5 Szymanski-PT-b12-CTLFireability-12 258465 m, 877 m/sec, 901987 t fired, .
67 EF EXCL 135/237 1/5 Szymanski-PT-b12-CTLFireability-09 105796 m, 810 m/sec, 395519 t fired, .
Time elapsed: 2073 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 60 (type EXCL) for Szymanski-PT-b12-CTLFireability-12 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 1 0 3 1 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1161/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
67 EF EXCL 140/237 1/5 Szymanski-PT-b12-CTLFireability-09 109528 m, 746 m/sec, 408359 t fired, .
Time elapsed: 2078 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 60 (type EXCL) for 44 Szymanski-PT-b12-CTLFireability-12
lola: time limit : 1522 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1166/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 5/1522 1/5 Szymanski-PT-b12-CTLFireability-12 3313 m, -51030 m/sec, 7231 t fired, .
67 EF EXCL 145/277 1/5 Szymanski-PT-b12-CTLFireability-09 112920 m, 678 m/sec, 418086 t fired, .
Time elapsed: 2083 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1171/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 10/1522 1/5 Szymanski-PT-b12-CTLFireability-12 6757 m, 688 m/sec, 18566 t fired, .
67 EF EXCL 150/237 1/5 Szymanski-PT-b12-CTLFireability-09 116382 m, 692 m/sec, 429617 t fired, .
Time elapsed: 2088 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1176/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 15/1522 1/5 Szymanski-PT-b12-CTLFireability-12 10473 m, 743 m/sec, 30357 t fired, .
67 EF EXCL 155/237 1/5 Szymanski-PT-b12-CTLFireability-09 120058 m, 735 m/sec, 442019 t fired, .
Time elapsed: 2093 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1181/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 20/1522 1/5 Szymanski-PT-b12-CTLFireability-12 14231 m, 751 m/sec, 40592 t fired, .
67 EF EXCL 160/237 1/5 Szymanski-PT-b12-CTLFireability-09 123286 m, 645 m/sec, 452210 t fired, .
Time elapsed: 2098 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1186/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 25/1522 1/5 Szymanski-PT-b12-CTLFireability-12 17877 m, 729 m/sec, 52148 t fired, .
67 EF EXCL 165/237 1/5 Szymanski-PT-b12-CTLFireability-09 126967 m, 736 m/sec, 465765 t fired, .
Time elapsed: 2103 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1191/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 30/1522 1/5 Szymanski-PT-b12-CTLFireability-12 21475 m, 719 m/sec, 63001 t fired, .
67 EF EXCL 170/237 1/5 Szymanski-PT-b12-CTLFireability-09 130267 m, 660 m/sec, 476693 t fired, .
Time elapsed: 2108 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1196/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 35/1522 1/5 Szymanski-PT-b12-CTLFireability-12 25039 m, 712 m/sec, 74412 t fired, .
67 EF EXCL 175/237 1/5 Szymanski-PT-b12-CTLFireability-09 133768 m, 700 m/sec, 488897 t fired, .
Time elapsed: 2113 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1201/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 40/1522 1/5 Szymanski-PT-b12-CTLFireability-12 28773 m, 746 m/sec, 84028 t fired, .
67 EF EXCL 180/237 1/5 Szymanski-PT-b12-CTLFireability-09 137251 m, 696 m/sec, 500447 t fired, .
Time elapsed: 2118 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1206/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 45/1522 1/5 Szymanski-PT-b12-CTLFireability-12 32359 m, 717 m/sec, 96218 t fired, .
67 EF EXCL 185/237 1/5 Szymanski-PT-b12-CTLFireability-09 140608 m, 671 m/sec, 512058 t fired, .
Time elapsed: 2123 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1211/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 50/1522 1/5 Szymanski-PT-b12-CTLFireability-12 35920 m, 712 m/sec, 108260 t fired, .
67 EF EXCL 190/237 1/5 Szymanski-PT-b12-CTLFireability-09 143916 m, 661 m/sec, 534942 t fired, .
Time elapsed: 2128 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1216/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 55/1522 1/5 Szymanski-PT-b12-CTLFireability-12 39537 m, 723 m/sec, 120868 t fired, .
67 EF EXCL 195/237 1/5 Szymanski-PT-b12-CTLFireability-09 147209 m, 658 m/sec, 559485 t fired, .
Time elapsed: 2133 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1221/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 60/1522 1/5 Szymanski-PT-b12-CTLFireability-12 43072 m, 707 m/sec, 133774 t fired, .
67 EF EXCL 200/237 1/5 Szymanski-PT-b12-CTLFireability-09 150190 m, 596 m/sec, 580493 t fired, .
Time elapsed: 2138 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1226/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 65/1522 1/5 Szymanski-PT-b12-CTLFireability-12 46583 m, 702 m/sec, 147437 t fired, .
67 EF EXCL 205/237 1/5 Szymanski-PT-b12-CTLFireability-09 153660 m, 694 m/sec, 590039 t fired, .
Time elapsed: 2143 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1231/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 70/1522 1/5 Szymanski-PT-b12-CTLFireability-12 49910 m, 665 m/sec, 159786 t fired, .
67 EF EXCL 210/237 1/5 Szymanski-PT-b12-CTLFireability-09 156898 m, 647 m/sec, 602418 t fired, .
Time elapsed: 2148 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1236/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 75/1522 1/5 Szymanski-PT-b12-CTLFireability-12 53249 m, 667 m/sec, 171510 t fired, .
67 EF EXCL 215/237 1/5 Szymanski-PT-b12-CTLFireability-09 160235 m, 667 m/sec, 613199 t fired, .
Time elapsed: 2153 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1241/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 80/1522 1/5 Szymanski-PT-b12-CTLFireability-12 56625 m, 675 m/sec, 179972 t fired, .
67 EF EXCL 220/237 1/5 Szymanski-PT-b12-CTLFireability-09 163304 m, 613 m/sec, 626381 t fired, .
Time elapsed: 2158 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1246/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 85/1522 1/5 Szymanski-PT-b12-CTLFireability-12 60053 m, 685 m/sec, 192570 t fired, .
67 EF EXCL 225/237 1/5 Szymanski-PT-b12-CTLFireability-09 167020 m, 743 m/sec, 640343 t fired, .
Time elapsed: 2163 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1251/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 90/1522 1/5 Szymanski-PT-b12-CTLFireability-12 63821 m, 753 m/sec, 203142 t fired, .
67 EF EXCL 230/237 1/5 Szymanski-PT-b12-CTLFireability-09 170393 m, 674 m/sec, 653229 t fired, .
Time elapsed: 2168 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1256/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 95/1522 1/5 Szymanski-PT-b12-CTLFireability-12 67276 m, 691 m/sec, 216023 t fired, .
67 EF EXCL 235/237 1/5 Szymanski-PT-b12-CTLFireability-09 173637 m, 648 m/sec, 666321 t fired, .
Time elapsed: 2173 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 67 (type EXCL) for Szymanski-PT-b12-CTLFireability-09 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 0 0 6 1 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1261/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 100/1522 1/5 Szymanski-PT-b12-CTLFireability-12 70503 m, 645 m/sec, 226862 t fired, .
Time elapsed: 2178 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 67 (type EXCL) for 27 Szymanski-PT-b12-CTLFireability-09
lola: time limit : 1422 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1266/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 105/253 1/5 Szymanski-PT-b12-CTLFireability-12 74413 m, 782 m/sec, 240352 t fired, .
67 EF EXCL 5/1422 1/5 Szymanski-PT-b12-CTLFireability-09 3055 m, -34116 m/sec, 6841 t fired, .
Time elapsed: 2183 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1271/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 110/253 1/5 Szymanski-PT-b12-CTLFireability-12 78106 m, 738 m/sec, 252993 t fired, .
67 EF EXCL 10/203 1/5 Szymanski-PT-b12-CTLFireability-09 6537 m, 696 m/sec, 18321 t fired, .
Time elapsed: 2188 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1276/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 115/253 1/5 Szymanski-PT-b12-CTLFireability-12 81430 m, 664 m/sec, 264049 t fired, .
67 EF EXCL 15/203 1/5 Szymanski-PT-b12-CTLFireability-09 9633 m, 619 m/sec, 27153 t fired, .
Time elapsed: 2193 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1281/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 120/253 1/5 Szymanski-PT-b12-CTLFireability-12 85128 m, 739 m/sec, 276871 t fired, .
67 EF EXCL 20/203 1/5 Szymanski-PT-b12-CTLFireability-09 12544 m, 582 m/sec, 37002 t fired, .
Time elapsed: 2198 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1286/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 125/253 1/5 Szymanski-PT-b12-CTLFireability-12 88706 m, 715 m/sec, 289213 t fired, .
67 EF EXCL 25/203 1/5 Szymanski-PT-b12-CTLFireability-09 15840 m, 659 m/sec, 49609 t fired, .
Time elapsed: 2203 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1291/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 130/253 1/5 Szymanski-PT-b12-CTLFireability-12 92188 m, 696 m/sec, 301133 t fired, .
67 EF EXCL 30/203 1/5 Szymanski-PT-b12-CTLFireability-09 18706 m, 573 m/sec, 58217 t fired, .
Time elapsed: 2208 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1296/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 135/253 1/5 Szymanski-PT-b12-CTLFireability-12 95976 m, 757 m/sec, 311281 t fired, .
67 EF EXCL 35/203 1/5 Szymanski-PT-b12-CTLFireability-09 21950 m, 648 m/sec, 70281 t fired, .
Time elapsed: 2213 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1301/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 140/253 1/5 Szymanski-PT-b12-CTLFireability-12 99661 m, 737 m/sec, 323934 t fired, .
67 EF EXCL 40/203 1/5 Szymanski-PT-b12-CTLFireability-09 25133 m, 636 m/sec, 79879 t fired, .
Time elapsed: 2218 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1306/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 145/253 1/5 Szymanski-PT-b12-CTLFireability-12 103578 m, 783 m/sec, 338397 t fired, .
67 EF EXCL 45/203 1/5 Szymanski-PT-b12-CTLFireability-09 28245 m, 622 m/sec, 91824 t fired, .
Time elapsed: 2223 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1311/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 150/253 1/5 Szymanski-PT-b12-CTLFireability-12 107127 m, 709 m/sec, 352957 t fired, .
67 EF EXCL 50/203 1/5 Szymanski-PT-b12-CTLFireability-09 31600 m, 671 m/sec, 101131 t fired, .
Time elapsed: 2228 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-12: EF 0 0 2 0 3 0 0 0
Szymanski-PT-b12-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1316/2683 0/5 Szymanski-PT-b12-CTLFireability-12 sara is running.
60 EF EXCL 155/253 1/5 Szymanski-PT-b12-CTLFireability-12 110802 m, 735 m/sec, 367516 t fired, .
67 EF EXCL 55/203 1/5 Szymanski-PT-b12-CTLFireability-09 35259 m, 731 m/sec, 113900 t fired, .
Time elapsed: 2233 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b12-CTLFireability-00: INITIAL false preprocessing
Szymanski-PT-b12-CTLFireability-02: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-03: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-06: EF true findpath
Szymanski-PT-b12-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-b12-CTLFireability-10: INITIAL true preprocessing
Szymanski-PT-b12-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b12-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b12-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b12-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b12-CTLFireability-09: DISJ 0 2 1 0 6 0 0 0
Szymanski-PT-b12-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Szymanski-PT-b12"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is Szymanski-PT-b12, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r486-tall-167912701300490"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Szymanski-PT-b12.tgz
mv Szymanski-PT-b12 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;