About the Execution of LoLA for Szymanski-PT-b10
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 6701.176 | 3600000.00 | 6967144.00 | 7993.50 | T??FT?T?FFF?TFTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r486-tall-167912701300482.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is Szymanski-PT-b10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r486-tall-167912701300482
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.0M
-rw-r--r-- 1 mcc users 6.9K Feb 26 17:01 CTLCardinality.txt
-rw-r--r-- 1 mcc users 75K Feb 26 17:01 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K Feb 26 16:59 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Feb 26 16:59 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 17:19 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 17:19 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 17:19 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 17:19 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.2K Feb 26 17:04 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 83K Feb 26 17:04 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Feb 26 17:02 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Feb 26 17:02 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:19 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:19 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 3.7M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Szymanski-PT-b10-CTLFireability-00
FORMULA_NAME Szymanski-PT-b10-CTLFireability-01
FORMULA_NAME Szymanski-PT-b10-CTLFireability-02
FORMULA_NAME Szymanski-PT-b10-CTLFireability-03
FORMULA_NAME Szymanski-PT-b10-CTLFireability-04
FORMULA_NAME Szymanski-PT-b10-CTLFireability-05
FORMULA_NAME Szymanski-PT-b10-CTLFireability-06
FORMULA_NAME Szymanski-PT-b10-CTLFireability-07
FORMULA_NAME Szymanski-PT-b10-CTLFireability-08
FORMULA_NAME Szymanski-PT-b10-CTLFireability-09
FORMULA_NAME Szymanski-PT-b10-CTLFireability-10
FORMULA_NAME Szymanski-PT-b10-CTLFireability-11
FORMULA_NAME Szymanski-PT-b10-CTLFireability-12
FORMULA_NAME Szymanski-PT-b10-CTLFireability-13
FORMULA_NAME Szymanski-PT-b10-CTLFireability-14
FORMULA_NAME Szymanski-PT-b10-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679223711139
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Szymanski-PT-b10
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT Szymanski-PT-b10
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA Szymanski-PT-b10-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-b10-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-b10-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-b10-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-b10-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-b10-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-b10-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-b10-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-b10-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-b10-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-b10-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393232 kB
MemFree: 9507116 kB
After kill :
MemTotal: 16393232 kB
MemFree: 16161692 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 256 transitions removed,260 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 15 (type CNST) for 6 Szymanski-PT-b10-CTLFireability-02
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 70 (type CNST) for 69 Szymanski-PT-b10-CTLFireability-15
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 15 (type CNST) for Szymanski-PT-b10-CTLFireability-02
lola: result : true
lola: FINISHED task # 70 (type CNST) for Szymanski-PT-b10-CTLFireability-15
lola: result : false
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
Szymanski-PT-b10-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 0 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 0 0 0 0 0 0 0
Szymanski-PT-b10-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 10 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 1 (type EXCL) for 0 Szymanski-PT-b10-CTLFireability-00
lola: time limit : 128 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for Szymanski-PT-b10-CTLFireability-00
lola: result : true
lola: markings : 33
lola: fired transitions : 34
lola: time used : 1.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 0 0 0 0 0 0 0
Szymanski-PT-b10-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 15 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 3.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 18 (type EXCL) for 17 Szymanski-PT-b10-CTLFireability-03
lola: time limit : 155 sec
lola: memory limit: 32 pages
lola: FINISHED task # 18 (type EXCL) for Szymanski-PT-b10-CTLFireability-03
lola: result : false
lola: markings : 33
lola: fired transitions : 99
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 27 (type EXCL) for 26 Szymanski-PT-b10-CTLFireability-06
lola: time limit : 170 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 27 (type EXCL) for Szymanski-PT-b10-CTLFireability-06
lola: result : true
lola: markings : 33
lola: fired transitions : 33
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 21 (type EXCL) for 20 Szymanski-PT-b10-CTLFireability-04
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for Szymanski-PT-b10-CTLFireability-04
lola: result : true
lola: markings : 33
lola: fired transitions : 33
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 9 (type EXCL) for 6 Szymanski-PT-b10-CTLFireability-02
lola: time limit : 188 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:738
lola: rewrite Frontend/Parser/formula_rewrite.k:694
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 78 (type FNDP) for 38 Szymanski-PT-b10-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 79 (type EQUN) for 38 Szymanski-PT-b10-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 81 (type SRCH) for 38 Szymanski-PT-b10-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 78 (type FNDP) for Szymanski-PT-b10-CTLFireability-10
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 79 (type EQUN) for Szymanski-PT-b10-CTLFireability-10 (obsolete)
lola: CANCELED task # 81 (type SRCH) for Szymanski-PT-b10-CTLFireability-10 (obsolete)
lola: LAUNCH task # 73 (type FNDP) for 38 Szymanski-PT-b10-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 74 (type EQUN) for 38 Szymanski-PT-b10-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type FNDP) for 38 Szymanski-PT-b10-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 81 (type SRCH) for Szymanski-PT-b10-CTLFireability-10
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 82 (type FNDP) for Szymanski-PT-b10-CTLFireability-10
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 86 (type SRCH) for 38 Szymanski-PT-b10-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/CTLFireability-74.sara.
sara: try reading problem file /home/mcc/execution/CTLFireability-79.sara.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 3 0 7 0 0 5
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 3/223 1/32 Szymanski-PT-b10-CTLFireability-02 97384 m, 19476 m/sec, 285686 t fired, .
73 EF FNDP 2/3582 0/5 Szymanski-PT-b10-CTLFireability-10 740 t fired, 3 attempts, .
74 EF STEQ 2/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
86 EF SRCH 2/3582 1/5 Szymanski-PT-b10-CTLFireability-10 696 m, 139 m/sec, 1223 t fired, .
Time elapsed: 20 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 86 (type SRCH) for Szymanski-PT-b10-CTLFireability-10
lola: result : unknown
lola: markings : 721
lola: fired transitions : 1263
lola: time used : 2.000000
lola: memory pages used : 1
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 79 (type EQUN) for Szymanski-PT-b10-CTLFireability-10
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 8/255 3/32 Szymanski-PT-b10-CTLFireability-02 391136 m, 58750 m/sec, 1282285 t fired, .
73 EF FNDP 7/3582 0/5 Szymanski-PT-b10-CTLFireability-10 6324 t fired, 16 attempts, .
74 EF STEQ 7/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 25 secs. Pages in use: 3
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 13/255 5/32 Szymanski-PT-b10-CTLFireability-02 658715 m, 53515 m/sec, 2554670 t fired, .
73 EF FNDP 12/3582 0/5 Szymanski-PT-b10-CTLFireability-10 12082 t fired, 33 attempts, .
74 EF STEQ 12/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 30 secs. Pages in use: 5
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 18/255 7/32 Szymanski-PT-b10-CTLFireability-02 957157 m, 59688 m/sec, 3709949 t fired, .
73 EF FNDP 17/3582 0/5 Szymanski-PT-b10-CTLFireability-10 17949 t fired, 47 attempts, .
74 EF STEQ 17/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 35 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 23/255 9/32 Szymanski-PT-b10-CTLFireability-02 1268876 m, 62343 m/sec, 4811450 t fired, .
73 EF FNDP 22/3582 0/5 Szymanski-PT-b10-CTLFireability-10 24065 t fired, 57 attempts, .
74 EF STEQ 22/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 40 secs. Pages in use: 9
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 28/255 10/32 Szymanski-PT-b10-CTLFireability-02 1523577 m, 50940 m/sec, 6102054 t fired, .
73 EF FNDP 27/3582 0/5 Szymanski-PT-b10-CTLFireability-10 30050 t fired, 68 attempts, .
74 EF STEQ 27/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 45 secs. Pages in use: 10
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 33/255 11/32 Szymanski-PT-b10-CTLFireability-02 1719375 m, 39159 m/sec, 7568729 t fired, .
73 EF FNDP 32/3582 0/5 Szymanski-PT-b10-CTLFireability-10 36244 t fired, 76 attempts, .
74 EF STEQ 32/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 50 secs. Pages in use: 11
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 38/255 12/32 Szymanski-PT-b10-CTLFireability-02 1912418 m, 38608 m/sec, 9052730 t fired, .
73 EF FNDP 37/3582 0/5 Szymanski-PT-b10-CTLFireability-10 42236 t fired, 89 attempts, .
74 EF STEQ 37/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 55 secs. Pages in use: 12
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 43/255 13/32 Szymanski-PT-b10-CTLFireability-02 2103100 m, 38136 m/sec, 10529756 t fired, .
73 EF FNDP 42/3582 0/5 Szymanski-PT-b10-CTLFireability-10 48249 t fired, 99 attempts, .
74 EF STEQ 42/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 60 secs. Pages in use: 13
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 48/255 15/32 Szymanski-PT-b10-CTLFireability-02 2401980 m, 59776 m/sec, 11686121 t fired, .
73 EF FNDP 47/3582 0/5 Szymanski-PT-b10-CTLFireability-10 54148 t fired, 112 attempts, .
74 EF STEQ 47/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 65 secs. Pages in use: 15
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 53/255 17/32 Szymanski-PT-b10-CTLFireability-02 2666538 m, 52911 m/sec, 12935045 t fired, .
73 EF FNDP 52/3582 0/5 Szymanski-PT-b10-CTLFireability-10 60152 t fired, 123 attempts, .
74 EF STEQ 52/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 70 secs. Pages in use: 17
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 58/255 18/32 Szymanski-PT-b10-CTLFireability-02 2844985 m, 35689 m/sec, 14454127 t fired, .
73 EF FNDP 57/3582 0/5 Szymanski-PT-b10-CTLFireability-10 66355 t fired, 130 attempts, .
74 EF STEQ 57/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 75 secs. Pages in use: 18
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 63/255 19/32 Szymanski-PT-b10-CTLFireability-02 3086890 m, 48381 m/sec, 15753381 t fired, .
73 EF FNDP 62/3582 0/5 Szymanski-PT-b10-CTLFireability-10 72189 t fired, 145 attempts, .
74 EF STEQ 62/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 80 secs. Pages in use: 19
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 68/255 21/32 Szymanski-PT-b10-CTLFireability-02 3265616 m, 35745 m/sec, 17265566 t fired, .
73 EF FNDP 67/3582 0/5 Szymanski-PT-b10-CTLFireability-10 78322 t fired, 153 attempts, .
74 EF STEQ 67/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 85 secs. Pages in use: 21
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 73/255 22/32 Szymanski-PT-b10-CTLFireability-02 3541946 m, 55266 m/sec, 18487101 t fired, .
73 EF FNDP 72/3582 0/5 Szymanski-PT-b10-CTLFireability-10 84345 t fired, 163 attempts, .
74 EF STEQ 72/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 90 secs. Pages in use: 22
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 78/255 24/32 Szymanski-PT-b10-CTLFireability-02 3818200 m, 55250 m/sec, 19687281 t fired, .
73 EF FNDP 77/3582 0/5 Szymanski-PT-b10-CTLFireability-10 90382 t fired, 174 attempts, .
74 EF STEQ 77/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 95 secs. Pages in use: 24
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 83/255 26/32 Szymanski-PT-b10-CTLFireability-02 4079771 m, 52314 m/sec, 20937451 t fired, .
73 EF FNDP 82/3582 0/5 Szymanski-PT-b10-CTLFireability-10 96337 t fired, 187 attempts, .
74 EF STEQ 82/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 100 secs. Pages in use: 26
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 88/255 27/32 Szymanski-PT-b10-CTLFireability-02 4286273 m, 41300 m/sec, 22374310 t fired, .
73 EF FNDP 87/3582 0/5 Szymanski-PT-b10-CTLFireability-10 102711 t fired, 190 attempts, .
74 EF STEQ 87/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 105 secs. Pages in use: 27
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 93/255 28/32 Szymanski-PT-b10-CTLFireability-02 4548010 m, 52347 m/sec, 23638949 t fired, .
73 EF FNDP 92/3582 0/5 Szymanski-PT-b10-CTLFireability-10 108760 t fired, 200 attempts, .
74 EF STEQ 92/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 110 secs. Pages in use: 28
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 98/255 30/32 Szymanski-PT-b10-CTLFireability-02 4801613 m, 50720 m/sec, 24915012 t fired, .
73 EF FNDP 97/3582 0/5 Szymanski-PT-b10-CTLFireability-10 114854 t fired, 209 attempts, .
74 EF STEQ 97/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 115 secs. Pages in use: 30
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 103/255 32/32 Szymanski-PT-b10-CTLFireability-02 5136398 m, 66957 m/sec, 25946211 t fired, .
73 EF FNDP 102/3582 0/5 Szymanski-PT-b10-CTLFireability-10 121007 t fired, 216 attempts, .
74 EF STEQ 102/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 9 (type EXCL) for Szymanski-PT-b10-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 107/3582 0/5 Szymanski-PT-b10-CTLFireability-10 126990 t fired, 227 attempts, .
74 EF STEQ 107/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 64 (type EXCL) for 63 Szymanski-PT-b10-CTLFireability-13
lola: time limit : 267 sec
lola: memory limit: 32 pages
lola: FINISHED task # 64 (type EXCL) for Szymanski-PT-b10-CTLFireability-13
lola: result : false
lola: markings : 33
lola: fired transitions : 66
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 58 (type EXCL) for 57 Szymanski-PT-b10-CTLFireability-11
lola: time limit : 289 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 5/289 2/32 Szymanski-PT-b10-CTLFireability-11 251942 m, 50388 m/sec, 1286137 t fired, .
73 EF FNDP 112/3582 0/5 Szymanski-PT-b10-CTLFireability-10 132841 t fired, 236 attempts, .
74 EF STEQ 112/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 10/289 3/32 Szymanski-PT-b10-CTLFireability-11 466922 m, 42996 m/sec, 2696237 t fired, .
73 EF FNDP 117/3582 0/5 Szymanski-PT-b10-CTLFireability-10 138834 t fired, 242 attempts, .
74 EF STEQ 117/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 15/289 5/32 Szymanski-PT-b10-CTLFireability-11 684430 m, 43501 m/sec, 4121345 t fired, .
73 EF FNDP 122/3582 0/5 Szymanski-PT-b10-CTLFireability-10 144653 t fired, 252 attempts, .
74 EF STEQ 122/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 20/289 6/32 Szymanski-PT-b10-CTLFireability-11 927562 m, 48626 m/sec, 5447669 t fired, .
73 EF FNDP 127/3582 0/5 Szymanski-PT-b10-CTLFireability-10 150644 t fired, 258 attempts, .
74 EF STEQ 127/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 25/289 8/32 Szymanski-PT-b10-CTLFireability-11 1168850 m, 48257 m/sec, 6844302 t fired, .
73 EF FNDP 132/3582 0/5 Szymanski-PT-b10-CTLFireability-10 156756 t fired, 266 attempts, .
74 EF STEQ 132/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 30/289 9/32 Szymanski-PT-b10-CTLFireability-11 1419172 m, 50064 m/sec, 8220408 t fired, .
73 EF FNDP 137/3582 0/5 Szymanski-PT-b10-CTLFireability-10 162746 t fired, 277 attempts, .
74 EF STEQ 137/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 35/289 10/32 Szymanski-PT-b10-CTLFireability-11 1591050 m, 34375 m/sec, 9800960 t fired, .
73 EF FNDP 142/3582 0/5 Szymanski-PT-b10-CTLFireability-10 168960 t fired, 283 attempts, .
74 EF STEQ 142/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 40/289 11/32 Szymanski-PT-b10-CTLFireability-11 1759412 m, 33672 m/sec, 11396883 t fired, .
73 EF FNDP 147/3582 0/5 Szymanski-PT-b10-CTLFireability-10 175211 t fired, 288 attempts, .
74 EF STEQ 147/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 45/289 12/32 Szymanski-PT-b10-CTLFireability-11 1926705 m, 33458 m/sec, 13011111 t fired, .
73 EF FNDP 152/3582 0/5 Szymanski-PT-b10-CTLFireability-10 181283 t fired, 297 attempts, .
74 EF STEQ 152/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 50/289 13/32 Szymanski-PT-b10-CTLFireability-11 2091382 m, 32935 m/sec, 14616571 t fired, .
73 EF FNDP 157/3582 0/5 Szymanski-PT-b10-CTLFireability-10 187408 t fired, 305 attempts, .
74 EF STEQ 157/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 55/289 15/32 Szymanski-PT-b10-CTLFireability-11 2316721 m, 45067 m/sec, 16065382 t fired, .
73 EF FNDP 162/3582 0/5 Szymanski-PT-b10-CTLFireability-10 193619 t fired, 311 attempts, .
74 EF STEQ 162/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 60/289 16/32 Szymanski-PT-b10-CTLFireability-11 2577750 m, 52205 m/sec, 17401191 t fired, .
73 EF FNDP 167/3582 0/5 Szymanski-PT-b10-CTLFireability-10 199641 t fired, 320 attempts, .
74 EF STEQ 167/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 65/289 17/32 Szymanski-PT-b10-CTLFireability-11 2738091 m, 32068 m/sec, 19011456 t fired, .
73 EF FNDP 172/3582 0/5 Szymanski-PT-b10-CTLFireability-10 205661 t fired, 329 attempts, .
74 EF STEQ 172/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 70/289 18/32 Szymanski-PT-b10-CTLFireability-11 2896539 m, 31689 m/sec, 20628859 t fired, .
73 EF FNDP 177/3582 0/5 Szymanski-PT-b10-CTLFireability-10 211752 t fired, 337 attempts, .
74 EF STEQ 177/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 75/289 20/32 Szymanski-PT-b10-CTLFireability-11 3104284 m, 41549 m/sec, 22112259 t fired, .
73 EF FNDP 182/3582 0/5 Szymanski-PT-b10-CTLFireability-10 217689 t fired, 347 attempts, .
74 EF STEQ 182/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 80/289 21/32 Szymanski-PT-b10-CTLFireability-11 3260330 m, 31209 m/sec, 23739099 t fired, .
73 EF FNDP 187/3582 0/5 Szymanski-PT-b10-CTLFireability-10 223733 t fired, 355 attempts, .
74 EF STEQ 187/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 85/289 22/32 Szymanski-PT-b10-CTLFireability-11 3499973 m, 47928 m/sec, 25137405 t fired, .
73 EF FNDP 192/3582 0/5 Szymanski-PT-b10-CTLFireability-10 229758 t fired, 365 attempts, .
74 EF STEQ 192/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 90/289 23/32 Szymanski-PT-b10-CTLFireability-11 3716342 m, 43273 m/sec, 26592050 t fired, .
73 EF FNDP 197/3582 0/5 Szymanski-PT-b10-CTLFireability-10 235810 t fired, 374 attempts, .
74 EF STEQ 197/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 95/289 25/32 Szymanski-PT-b10-CTLFireability-11 3927387 m, 42209 m/sec, 28041623 t fired, .
73 EF FNDP 202/3582 0/5 Szymanski-PT-b10-CTLFireability-10 241814 t fired, 383 attempts, .
74 EF STEQ 202/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 100/289 26/32 Szymanski-PT-b10-CTLFireability-11 4143009 m, 43124 m/sec, 29496143 t fired, .
73 EF FNDP 207/3582 0/5 Szymanski-PT-b10-CTLFireability-10 247907 t fired, 390 attempts, .
74 EF STEQ 207/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 105/289 27/32 Szymanski-PT-b10-CTLFireability-11 4302678 m, 31933 m/sec, 31113877 t fired, .
73 EF FNDP 212/3582 0/5 Szymanski-PT-b10-CTLFireability-10 254029 t fired, 397 attempts, .
74 EF STEQ 212/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 110/289 28/32 Szymanski-PT-b10-CTLFireability-11 4523892 m, 44242 m/sec, 32561677 t fired, .
73 EF FNDP 217/3582 0/5 Szymanski-PT-b10-CTLFireability-10 260161 t fired, 405 attempts, .
74 EF STEQ 217/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 235 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 115/289 29/32 Szymanski-PT-b10-CTLFireability-11 4725435 m, 40308 m/sec, 34043218 t fired, .
73 EF FNDP 222/3582 0/5 Szymanski-PT-b10-CTLFireability-10 266238 t fired, 412 attempts, .
74 EF STEQ 222/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 240 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 120/289 31/32 Szymanski-PT-b10-CTLFireability-11 4979193 m, 50751 m/sec, 35384923 t fired, .
73 EF FNDP 227/3582 0/5 Szymanski-PT-b10-CTLFireability-10 272297 t fired, 420 attempts, .
74 EF STEQ 227/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 245 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 125/289 32/32 Szymanski-PT-b10-CTLFireability-11 5211981 m, 46557 m/sec, 36784500 t fired, .
73 EF FNDP 232/3582 0/5 Szymanski-PT-b10-CTLFireability-10 278242 t fired, 430 attempts, .
74 EF STEQ 232/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 250 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 58 (type EXCL) for Szymanski-PT-b10-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 3 2 0 10 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 237/3582 0/5 Szymanski-PT-b10-CTLFireability-10 284523 t fired, 433 attempts, .
74 EF STEQ 237/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 255 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 55 (type EXCL) for 38 Szymanski-PT-b10-CTLFireability-10
lola: time limit : 304 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for Szymanski-PT-b10-CTLFireability-10
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 Szymanski-PT-b10-CTLFireability-09
lola: time limit : 334 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for Szymanski-PT-b10-CTLFireability-09
lola: result : false
lola: markings : 42
lola: fired transitions : 43
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 23 Szymanski-PT-b10-CTLFireability-05
lola: time limit : 371 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 5/371 2/32 Szymanski-PT-b10-CTLFireability-05 203449 m, 40689 m/sec, 1030918 t fired, .
73 EF FNDP 242/3582 0/5 Szymanski-PT-b10-CTLFireability-10 290600 t fired, 443 attempts, .
74 EF STEQ 242/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 260 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 10/371 3/32 Szymanski-PT-b10-CTLFireability-05 393088 m, 37927 m/sec, 2080052 t fired, .
73 EF FNDP 247/3582 0/5 Szymanski-PT-b10-CTLFireability-10 296750 t fired, 448 attempts, .
74 EF STEQ 247/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 265 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 15/371 4/32 Szymanski-PT-b10-CTLFireability-05 542956 m, 29973 m/sec, 3155753 t fired, .
73 EF FNDP 252/3582 0/5 Szymanski-PT-b10-CTLFireability-10 302680 t fired, 459 attempts, .
74 EF STEQ 252/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 270 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 20/371 5/32 Szymanski-PT-b10-CTLFireability-05 703840 m, 32176 m/sec, 4228132 t fired, .
73 EF FNDP 257/3582 0/5 Szymanski-PT-b10-CTLFireability-10 308649 t fired, 470 attempts, .
74 EF STEQ 257/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 275 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 25/371 6/32 Szymanski-PT-b10-CTLFireability-05 895164 m, 38264 m/sec, 5279324 t fired, .
73 EF FNDP 262/3582 0/5 Szymanski-PT-b10-CTLFireability-10 314667 t fired, 477 attempts, .
74 EF STEQ 262/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 280 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 30/371 7/32 Szymanski-PT-b10-CTLFireability-05 1069469 m, 34861 m/sec, 6342720 t fired, .
73 EF FNDP 267/3582 0/5 Szymanski-PT-b10-CTLFireability-10 320516 t fired, 484 attempts, .
74 EF STEQ 267/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 285 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 35/371 9/32 Szymanski-PT-b10-CTLFireability-05 1268934 m, 39893 m/sec, 7349534 t fired, .
73 EF FNDP 272/3582 0/5 Szymanski-PT-b10-CTLFireability-10 326376 t fired, 492 attempts, .
74 EF STEQ 272/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 290 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 40/371 10/32 Szymanski-PT-b10-CTLFireability-05 1437212 m, 33655 m/sec, 8380670 t fired, .
73 EF FNDP 277/3582 0/5 Szymanski-PT-b10-CTLFireability-10 332269 t fired, 501 attempts, .
74 EF STEQ 277/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 295 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 45/371 10/32 Szymanski-PT-b10-CTLFireability-05 1553754 m, 23308 m/sec, 9442366 t fired, .
73 EF FNDP 282/3582 0/5 Szymanski-PT-b10-CTLFireability-10 338002 t fired, 512 attempts, .
74 EF STEQ 282/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 300 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 50/371 11/32 Szymanski-PT-b10-CTLFireability-05 1666711 m, 22591 m/sec, 10529609 t fired, .
73 EF FNDP 287/3582 0/5 Szymanski-PT-b10-CTLFireability-10 343841 t fired, 519 attempts, .
74 EF STEQ 287/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 305 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 55/371 12/32 Szymanski-PT-b10-CTLFireability-05 1783870 m, 23431 m/sec, 11630285 t fired, .
73 EF FNDP 292/3582 0/5 Szymanski-PT-b10-CTLFireability-10 349696 t fired, 528 attempts, .
74 EF STEQ 292/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 310 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 60/371 12/32 Szymanski-PT-b10-CTLFireability-05 1903545 m, 23935 m/sec, 12791022 t fired, .
73 EF FNDP 297/3582 0/5 Szymanski-PT-b10-CTLFireability-10 355709 t fired, 537 attempts, .
74 EF STEQ 297/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 315 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 65/371 13/32 Szymanski-PT-b10-CTLFireability-05 2015942 m, 22479 m/sec, 13871505 t fired, .
73 EF FNDP 302/3582 0/5 Szymanski-PT-b10-CTLFireability-10 361605 t fired, 543 attempts, .
74 EF STEQ 302/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 320 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 70/371 14/32 Szymanski-PT-b10-CTLFireability-05 2126021 m, 22015 m/sec, 14978159 t fired, .
73 EF FNDP 307/3582 0/5 Szymanski-PT-b10-CTLFireability-10 367506 t fired, 550 attempts, .
74 EF STEQ 307/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 325 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 75/371 15/32 Szymanski-PT-b10-CTLFireability-05 2299838 m, 34763 m/sec, 16001980 t fired, .
73 EF FNDP 312/3582 0/5 Szymanski-PT-b10-CTLFireability-10 373343 t fired, 558 attempts, .
74 EF STEQ 312/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 330 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 80/371 16/32 Szymanski-PT-b10-CTLFireability-05 2501670 m, 40366 m/sec, 16981924 t fired, .
73 EF FNDP 317/3582 0/5 Szymanski-PT-b10-CTLFireability-10 379237 t fired, 565 attempts, .
74 EF STEQ 317/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 335 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 85/371 17/32 Szymanski-PT-b10-CTLFireability-05 2646434 m, 28952 m/sec, 18050126 t fired, .
73 EF FNDP 322/3582 0/5 Szymanski-PT-b10-CTLFireability-10 385138 t fired, 571 attempts, .
74 EF STEQ 322/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 340 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 90/371 18/32 Szymanski-PT-b10-CTLFireability-05 2756294 m, 21972 m/sec, 19208222 t fired, .
73 EF FNDP 327/3582 0/5 Szymanski-PT-b10-CTLFireability-10 391120 t fired, 577 attempts, .
74 EF STEQ 327/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 345 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 95/371 18/32 Szymanski-PT-b10-CTLFireability-05 2866358 m, 22012 m/sec, 20342958 t fired, .
73 EF FNDP 332/3582 0/5 Szymanski-PT-b10-CTLFireability-10 397020 t fired, 587 attempts, .
74 EF STEQ 332/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 350 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 100/371 19/32 Szymanski-PT-b10-CTLFireability-05 3008696 m, 28467 m/sec, 21450668 t fired, .
73 EF FNDP 337/3582 0/5 Szymanski-PT-b10-CTLFireability-10 402875 t fired, 595 attempts, .
74 EF STEQ 337/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 355 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 105/371 20/32 Szymanski-PT-b10-CTLFireability-05 3143523 m, 26965 m/sec, 22521369 t fired, .
73 EF FNDP 342/3582 0/5 Szymanski-PT-b10-CTLFireability-10 408947 t fired, 599 attempts, .
74 EF STEQ 342/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 360 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 110/371 21/32 Szymanski-PT-b10-CTLFireability-05 3255909 m, 22477 m/sec, 23691305 t fired, .
73 EF FNDP 347/3582 0/5 Szymanski-PT-b10-CTLFireability-10 414799 t fired, 609 attempts, .
74 EF STEQ 347/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 365 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 115/371 22/32 Szymanski-PT-b10-CTLFireability-05 3433326 m, 35483 m/sec, 24773699 t fired, .
73 EF FNDP 352/3582 0/5 Szymanski-PT-b10-CTLFireability-10 420893 t fired, 616 attempts, .
74 EF STEQ 352/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 370 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 120/371 23/32 Szymanski-PT-b10-CTLFireability-05 3589786 m, 31292 m/sec, 25869799 t fired, .
73 EF FNDP 357/3582 0/5 Szymanski-PT-b10-CTLFireability-10 426876 t fired, 626 attempts, .
74 EF STEQ 357/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 375 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 125/371 24/32 Szymanski-PT-b10-CTLFireability-05 3774705 m, 36983 m/sec, 26995695 t fired, .
73 EF FNDP 362/3582 0/5 Szymanski-PT-b10-CTLFireability-10 433058 t fired, 631 attempts, .
74 EF STEQ 362/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 380 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 130/371 25/32 Szymanski-PT-b10-CTLFireability-05 3939393 m, 32937 m/sec, 28141770 t fired, .
73 EF FNDP 367/3582 0/5 Szymanski-PT-b10-CTLFireability-10 439224 t fired, 635 attempts, .
74 EF STEQ 367/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 385 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 135/371 26/32 Szymanski-PT-b10-CTLFireability-05 4116061 m, 35333 m/sec, 29254721 t fired, .
73 EF FNDP 372/3582 0/5 Szymanski-PT-b10-CTLFireability-10 445355 t fired, 641 attempts, .
74 EF STEQ 372/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 390 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 140/371 26/32 Szymanski-PT-b10-CTLFireability-05 4232693 m, 23326 m/sec, 30423042 t fired, .
73 EF FNDP 377/3582 0/5 Szymanski-PT-b10-CTLFireability-10 451455 t fired, 647 attempts, .
74 EF STEQ 377/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 395 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 145/371 27/32 Szymanski-PT-b10-CTLFireability-05 4370134 m, 27488 m/sec, 31489806 t fired, .
73 EF FNDP 382/3582 0/5 Szymanski-PT-b10-CTLFireability-10 457604 t fired, 651 attempts, .
74 EF STEQ 382/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 400 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 150/371 28/32 Szymanski-PT-b10-CTLFireability-05 4535466 m, 33066 m/sec, 32630100 t fired, .
73 EF FNDP 387/3582 0/5 Szymanski-PT-b10-CTLFireability-10 463695 t fired, 657 attempts, .
74 EF STEQ 387/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 405 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 155/371 29/32 Szymanski-PT-b10-CTLFireability-05 4689262 m, 30759 m/sec, 33805939 t fired, .
73 EF FNDP 392/3582 0/5 Szymanski-PT-b10-CTLFireability-10 469693 t fired, 665 attempts, .
74 EF STEQ 392/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 410 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 160/371 30/32 Szymanski-PT-b10-CTLFireability-05 4874543 m, 37056 m/sec, 34902092 t fired, .
73 EF FNDP 397/3582 0/5 Szymanski-PT-b10-CTLFireability-10 475765 t fired, 672 attempts, .
74 EF STEQ 397/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 415 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 165/371 32/32 Szymanski-PT-b10-CTLFireability-05 5085420 m, 42175 m/sec, 35913343 t fired, .
73 EF FNDP 402/3582 0/5 Szymanski-PT-b10-CTLFireability-10 481766 t fired, 680 attempts, .
74 EF STEQ 402/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 420 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 24 (type EXCL) for Szymanski-PT-b10-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 407/3582 0/5 Szymanski-PT-b10-CTLFireability-10 487746 t fired, 689 attempts, .
74 EF STEQ 407/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 425 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 6 Szymanski-PT-b10-CTLFireability-02
lola: time limit : 396 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for Szymanski-PT-b10-CTLFireability-02
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 Szymanski-PT-b10-CTLFireability-01
lola: time limit : 453 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/453 1/32 Szymanski-PT-b10-CTLFireability-01 136529 m, 27305 m/sec, 482927 t fired, .
73 EF FNDP 412/3582 0/5 Szymanski-PT-b10-CTLFireability-10 493886 t fired, 694 attempts, .
74 EF STEQ 412/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 430 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/453 2/32 Szymanski-PT-b10-CTLFireability-01 237638 m, 20221 m/sec, 1032998 t fired, .
73 EF FNDP 417/3582 0/5 Szymanski-PT-b10-CTLFireability-10 500019 t fired, 700 attempts, .
74 EF STEQ 417/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 435 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/453 3/32 Szymanski-PT-b10-CTLFireability-01 340379 m, 20548 m/sec, 1569274 t fired, .
73 EF FNDP 422/3582 0/5 Szymanski-PT-b10-CTLFireability-10 506097 t fired, 707 attempts, .
74 EF STEQ 422/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 440 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/453 3/32 Szymanski-PT-b10-CTLFireability-01 433959 m, 18716 m/sec, 2123544 t fired, .
73 EF FNDP 427/3582 0/5 Szymanski-PT-b10-CTLFireability-10 512263 t fired, 711 attempts, .
74 EF STEQ 427/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 445 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/453 4/32 Szymanski-PT-b10-CTLFireability-01 532740 m, 19756 m/sec, 2662054 t fired, .
73 EF FNDP 432/3582 0/5 Szymanski-PT-b10-CTLFireability-10 518282 t fired, 718 attempts, .
74 EF STEQ 432/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 450 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/453 4/32 Szymanski-PT-b10-CTLFireability-01 632530 m, 19958 m/sec, 3208679 t fired, .
73 EF FNDP 437/3582 0/5 Szymanski-PT-b10-CTLFireability-10 524217 t fired, 726 attempts, .
74 EF STEQ 437/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 455 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/453 5/32 Szymanski-PT-b10-CTLFireability-01 717384 m, 16970 m/sec, 3814027 t fired, .
73 EF FNDP 442/3582 0/5 Szymanski-PT-b10-CTLFireability-10 530273 t fired, 731 attempts, .
74 EF STEQ 442/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 460 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/453 5/32 Szymanski-PT-b10-CTLFireability-01 768965 m, 10316 m/sec, 4494461 t fired, .
73 EF FNDP 447/3582 0/5 Szymanski-PT-b10-CTLFireability-10 536291 t fired, 740 attempts, .
74 EF STEQ 447/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 465 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/453 6/32 Szymanski-PT-b10-CTLFireability-01 863428 m, 18892 m/sec, 5088885 t fired, .
73 EF FNDP 452/3582 0/5 Szymanski-PT-b10-CTLFireability-10 542563 t fired, 742 attempts, .
74 EF STEQ 452/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 470 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/453 7/32 Szymanski-PT-b10-CTLFireability-01 952845 m, 17883 m/sec, 5691149 t fired, .
73 EF FNDP 457/3582 0/5 Szymanski-PT-b10-CTLFireability-10 548631 t fired, 749 attempts, .
74 EF STEQ 457/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 475 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/453 7/32 Szymanski-PT-b10-CTLFireability-01 1032518 m, 15934 m/sec, 6321210 t fired, .
73 EF FNDP 462/3582 0/5 Szymanski-PT-b10-CTLFireability-10 554655 t fired, 754 attempts, .
74 EF STEQ 462/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 480 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/453 8/32 Szymanski-PT-b10-CTLFireability-01 1163068 m, 26110 m/sec, 6829907 t fired, .
73 EF FNDP 467/3582 0/5 Szymanski-PT-b10-CTLFireability-10 560621 t fired, 764 attempts, .
74 EF STEQ 467/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 485 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/453 8/32 Szymanski-PT-b10-CTLFireability-01 1238947 m, 15175 m/sec, 7471277 t fired, .
73 EF FNDP 472/3582 0/5 Szymanski-PT-b10-CTLFireability-10 566760 t fired, 770 attempts, .
74 EF STEQ 472/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 490 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/453 9/32 Szymanski-PT-b10-CTLFireability-01 1346444 m, 21499 m/sec, 8035973 t fired, .
73 EF FNDP 477/3582 0/5 Szymanski-PT-b10-CTLFireability-10 572786 t fired, 778 attempts, .
74 EF STEQ 477/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 495 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 75/453 10/32 Szymanski-PT-b10-CTLFireability-01 1466827 m, 24076 m/sec, 8551850 t fired, .
73 EF FNDP 482/3582 0/5 Szymanski-PT-b10-CTLFireability-10 579001 t fired, 782 attempts, .
74 EF STEQ 482/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 500 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 80/453 10/32 Szymanski-PT-b10-CTLFireability-01 1557529 m, 18140 m/sec, 9118573 t fired, .
73 EF FNDP 487/3582 0/5 Szymanski-PT-b10-CTLFireability-10 585101 t fired, 789 attempts, .
74 EF STEQ 487/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 505 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 85/453 11/32 Szymanski-PT-b10-CTLFireability-01 1659036 m, 20301 m/sec, 9692200 t fired, .
73 EF FNDP 492/3582 0/5 Szymanski-PT-b10-CTLFireability-10 591231 t fired, 794 attempts, .
74 EF STEQ 492/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 510 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 90/453 12/32 Szymanski-PT-b10-CTLFireability-01 1766767 m, 21546 m/sec, 10255733 t fired, .
73 EF FNDP 497/3582 0/5 Szymanski-PT-b10-CTLFireability-10 597187 t fired, 804 attempts, .
74 EF STEQ 497/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 515 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 95/453 12/32 Szymanski-PT-b10-CTLFireability-01 1877977 m, 22242 m/sec, 10788727 t fired, .
73 EF FNDP 502/3582 0/5 Szymanski-PT-b10-CTLFireability-10 603318 t fired, 809 attempts, .
74 EF STEQ 502/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 520 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 100/453 13/32 Szymanski-PT-b10-CTLFireability-01 1938737 m, 12152 m/sec, 11426304 t fired, .
73 EF FNDP 507/3582 0/5 Szymanski-PT-b10-CTLFireability-10 609134 t fired, 818 attempts, .
74 EF STEQ 507/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 525 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 105/453 13/32 Szymanski-PT-b10-CTLFireability-01 2040217 m, 20296 m/sec, 11976853 t fired, .
73 EF FNDP 512/3582 0/5 Szymanski-PT-b10-CTLFireability-10 615187 t fired, 826 attempts, .
74 EF STEQ 512/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 530 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 110/453 14/32 Szymanski-PT-b10-CTLFireability-01 2147949 m, 21546 m/sec, 12493126 t fired, .
73 EF FNDP 517/3582 0/5 Szymanski-PT-b10-CTLFireability-10 621490 t fired, 828 attempts, .
74 EF STEQ 517/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 535 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 115/453 15/32 Szymanski-PT-b10-CTLFireability-01 2276519 m, 25714 m/sec, 13016304 t fired, .
73 EF FNDP 522/3582 0/5 Szymanski-PT-b10-CTLFireability-10 627646 t fired, 833 attempts, .
74 EF STEQ 522/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 540 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 120/453 15/32 Szymanski-PT-b10-CTLFireability-01 2384420 m, 21580 m/sec, 13567247 t fired, .
73 EF FNDP 527/3582 0/5 Szymanski-PT-b10-CTLFireability-10 633669 t fired, 843 attempts, .
74 EF STEQ 527/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 545 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 125/453 16/32 Szymanski-PT-b10-CTLFireability-01 2540775 m, 31271 m/sec, 14036463 t fired, .
73 EF FNDP 532/3582 0/5 Szymanski-PT-b10-CTLFireability-10 639752 t fired, 849 attempts, .
74 EF STEQ 532/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 550 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 130/453 17/32 Szymanski-PT-b10-CTLFireability-01 2662301 m, 24305 m/sec, 14565988 t fired, .
73 EF FNDP 537/3582 0/5 Szymanski-PT-b10-CTLFireability-10 645812 t fired, 855 attempts, .
74 EF STEQ 537/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 555 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 135/453 18/32 Szymanski-PT-b10-CTLFireability-01 2726464 m, 12832 m/sec, 15205271 t fired, .
73 EF FNDP 542/3582 0/5 Szymanski-PT-b10-CTLFireability-10 651796 t fired, 864 attempts, .
74 EF STEQ 542/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 560 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 140/453 18/32 Szymanski-PT-b10-CTLFireability-01 2772567 m, 9220 m/sec, 15875210 t fired, .
73 EF FNDP 547/3582 0/5 Szymanski-PT-b10-CTLFireability-10 657906 t fired, 871 attempts, .
74 EF STEQ 547/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 565 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 145/453 18/32 Szymanski-PT-b10-CTLFireability-01 2818285 m, 9143 m/sec, 16539936 t fired, .
73 EF FNDP 552/3582 0/5 Szymanski-PT-b10-CTLFireability-10 663957 t fired, 878 attempts, .
74 EF STEQ 552/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 570 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 150/453 18/32 Szymanski-PT-b10-CTLFireability-01 2860608 m, 8464 m/sec, 17239250 t fired, .
73 EF FNDP 557/3582 0/5 Szymanski-PT-b10-CTLFireability-10 669977 t fired, 886 attempts, .
74 EF STEQ 557/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 575 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 155/453 19/32 Szymanski-PT-b10-CTLFireability-01 2902931 m, 8464 m/sec, 17924236 t fired, .
73 EF FNDP 562/3582 0/5 Szymanski-PT-b10-CTLFireability-10 675963 t fired, 897 attempts, .
74 EF STEQ 562/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 580 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 160/453 19/32 Szymanski-PT-b10-CTLFireability-01 2945770 m, 8567 m/sec, 18624326 t fired, .
73 EF FNDP 567/3582 0/5 Szymanski-PT-b10-CTLFireability-10 681974 t fired, 905 attempts, .
74 EF STEQ 567/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 585 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 165/453 19/32 Szymanski-PT-b10-CTLFireability-01 2987972 m, 8440 m/sec, 19311336 t fired, .
73 EF FNDP 572/3582 0/5 Szymanski-PT-b10-CTLFireability-10 688055 t fired, 913 attempts, .
74 EF STEQ 572/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 590 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 170/453 19/32 Szymanski-PT-b10-CTLFireability-01 3041175 m, 10640 m/sec, 19967815 t fired, .
73 EF FNDP 577/3582 0/5 Szymanski-PT-b10-CTLFireability-10 694203 t fired, 919 attempts, .
74 EF STEQ 577/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 595 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 175/453 20/32 Szymanski-PT-b10-CTLFireability-01 3083941 m, 8553 m/sec, 20656803 t fired, .
73 EF FNDP 582/3582 0/5 Szymanski-PT-b10-CTLFireability-10 700278 t fired, 926 attempts, .
74 EF STEQ 582/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 600 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 180/453 20/32 Szymanski-PT-b10-CTLFireability-01 3126404 m, 8492 m/sec, 21344503 t fired, .
73 EF FNDP 587/3582 0/5 Szymanski-PT-b10-CTLFireability-10 706364 t fired, 933 attempts, .
74 EF STEQ 587/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 605 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 185/453 20/32 Szymanski-PT-b10-CTLFireability-01 3169697 m, 8658 m/sec, 22041494 t fired, .
73 EF FNDP 592/3582 0/5 Szymanski-PT-b10-CTLFireability-10 712370 t fired, 942 attempts, .
74 EF STEQ 592/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 610 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 190/453 20/32 Szymanski-PT-b10-CTLFireability-01 3212078 m, 8476 m/sec, 22746290 t fired, .
73 EF FNDP 597/3582 0/5 Szymanski-PT-b10-CTLFireability-10 718499 t fired, 947 attempts, .
74 EF STEQ 597/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 615 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 195/453 21/32 Szymanski-PT-b10-CTLFireability-01 3255145 m, 8613 m/sec, 23440115 t fired, .
73 EF FNDP 602/3582 0/5 Szymanski-PT-b10-CTLFireability-10 724600 t fired, 952 attempts, .
74 EF STEQ 602/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 620 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 200/453 21/32 Szymanski-PT-b10-CTLFireability-01 3297754 m, 8521 m/sec, 24132540 t fired, .
73 EF FNDP 607/3582 0/5 Szymanski-PT-b10-CTLFireability-10 730536 t fired, 961 attempts, .
74 EF STEQ 607/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 625 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 205/453 21/32 Szymanski-PT-b10-CTLFireability-01 3339881 m, 8425 m/sec, 24823083 t fired, .
73 EF FNDP 612/3582 0/5 Szymanski-PT-b10-CTLFireability-10 736635 t fired, 967 attempts, .
74 EF STEQ 612/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 630 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 210/453 21/32 Szymanski-PT-b10-CTLFireability-01 3382277 m, 8479 m/sec, 25506329 t fired, .
73 EF FNDP 617/3582 0/5 Szymanski-PT-b10-CTLFireability-10 742746 t fired, 974 attempts, .
74 EF STEQ 617/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 635 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 215/453 22/32 Szymanski-PT-b10-CTLFireability-01 3422095 m, 7963 m/sec, 26217872 t fired, .
73 EF FNDP 622/3582 0/5 Szymanski-PT-b10-CTLFireability-10 748851 t fired, 979 attempts, .
74 EF STEQ 622/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 640 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 220/453 22/32 Szymanski-PT-b10-CTLFireability-01 3477393 m, 11059 m/sec, 26876148 t fired, .
73 EF FNDP 627/3582 0/5 Szymanski-PT-b10-CTLFireability-10 754897 t fired, 985 attempts, .
74 EF STEQ 627/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 645 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 225/453 23/32 Szymanski-PT-b10-CTLFireability-01 3591330 m, 22787 m/sec, 27436324 t fired, .
73 EF FNDP 632/3582 0/5 Szymanski-PT-b10-CTLFireability-10 760957 t fired, 992 attempts, .
74 EF STEQ 632/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 650 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 230/453 23/32 Szymanski-PT-b10-CTLFireability-01 3703058 m, 22345 m/sec, 27965656 t fired, .
73 EF FNDP 637/3582 0/5 Szymanski-PT-b10-CTLFireability-10 766999 t fired, 996 attempts, .
74 EF STEQ 637/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 655 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 235/453 24/32 Szymanski-PT-b10-CTLFireability-01 3787686 m, 16925 m/sec, 28558031 t fired, .
73 EF FNDP 642/3582 0/5 Szymanski-PT-b10-CTLFireability-10 772989 t fired, 1000 attempts, .
74 EF STEQ 642/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 660 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 240/453 25/32 Szymanski-PT-b10-CTLFireability-01 3937160 m, 29894 m/sec, 29012172 t fired, .
73 EF FNDP 647/3582 0/5 Szymanski-PT-b10-CTLFireability-10 778911 t fired, 1004 attempts, .
74 EF STEQ 647/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 665 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 245/453 26/32 Szymanski-PT-b10-CTLFireability-01 4068390 m, 26246 m/sec, 29470315 t fired, .
73 EF FNDP 652/3582 0/5 Szymanski-PT-b10-CTLFireability-10 784733 t fired, 1012 attempts, .
74 EF STEQ 652/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 670 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 250/453 26/32 Szymanski-PT-b10-CTLFireability-01 4180818 m, 22485 m/sec, 30006676 t fired, .
73 EF FNDP 657/3582 0/5 Szymanski-PT-b10-CTLFireability-10 790647 t fired, 1019 attempts, .
74 EF STEQ 657/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 675 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 255/453 27/32 Szymanski-PT-b10-CTLFireability-01 4305252 m, 24886 m/sec, 30505580 t fired, .
73 EF FNDP 662/3582 0/5 Szymanski-PT-b10-CTLFireability-10 796543 t fired, 1026 attempts, .
74 EF STEQ 662/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 680 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 260/453 28/32 Szymanski-PT-b10-CTLFireability-01 4428422 m, 24634 m/sec, 31014031 t fired, .
73 EF FNDP 667/3582 0/5 Szymanski-PT-b10-CTLFireability-10 802506 t fired, 1032 attempts, .
74 EF STEQ 667/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 685 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 265/453 29/32 Szymanski-PT-b10-CTLFireability-01 4524510 m, 19217 m/sec, 31569909 t fired, .
73 EF FNDP 672/3582 0/5 Szymanski-PT-b10-CTLFireability-10 808342 t fired, 1041 attempts, .
74 EF STEQ 672/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 690 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 270/453 29/32 Szymanski-PT-b10-CTLFireability-01 4566509 m, 8399 m/sec, 32245420 t fired, .
73 EF FNDP 677/3582 0/5 Szymanski-PT-b10-CTLFireability-10 814215 t fired, 1047 attempts, .
74 EF STEQ 677/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 695 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 275/453 29/32 Szymanski-PT-b10-CTLFireability-01 4610672 m, 8832 m/sec, 32919561 t fired, .
73 EF FNDP 682/3582 0/5 Szymanski-PT-b10-CTLFireability-10 820229 t fired, 1052 attempts, .
74 EF STEQ 682/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 700 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 280/453 29/32 Szymanski-PT-b10-CTLFireability-01 4648806 m, 7626 m/sec, 33615569 t fired, .
73 EF FNDP 687/3582 0/5 Szymanski-PT-b10-CTLFireability-10 826135 t fired, 1059 attempts, .
74 EF STEQ 687/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 705 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 285/453 30/32 Szymanski-PT-b10-CTLFireability-01 4689006 m, 8040 m/sec, 34320726 t fired, .
73 EF FNDP 692/3582 0/5 Szymanski-PT-b10-CTLFireability-10 832075 t fired, 1064 attempts, .
74 EF STEQ 692/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 710 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 290/453 30/32 Szymanski-PT-b10-CTLFireability-01 4728140 m, 7826 m/sec, 35038469 t fired, .
73 EF FNDP 697/3582 0/5 Szymanski-PT-b10-CTLFireability-10 838099 t fired, 1067 attempts, .
74 EF STEQ 697/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 715 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 295/453 30/32 Szymanski-PT-b10-CTLFireability-01 4768228 m, 8017 m/sec, 35743013 t fired, .
73 EF FNDP 702/3582 0/5 Szymanski-PT-b10-CTLFireability-10 844124 t fired, 1071 attempts, .
74 EF STEQ 702/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 720 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 300/453 30/32 Szymanski-PT-b10-CTLFireability-01 4807503 m, 7855 m/sec, 36445443 t fired, .
73 EF FNDP 707/3582 0/5 Szymanski-PT-b10-CTLFireability-10 850219 t fired, 1075 attempts, .
74 EF STEQ 707/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 725 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 305/453 30/32 Szymanski-PT-b10-CTLFireability-01 4849859 m, 8471 m/sec, 37129566 t fired, .
73 EF FNDP 712/3582 0/5 Szymanski-PT-b10-CTLFireability-10 856223 t fired, 1081 attempts, .
74 EF STEQ 712/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 730 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 310/453 31/32 Szymanski-PT-b10-CTLFireability-01 4896745 m, 9377 m/sec, 37814125 t fired, .
73 EF FNDP 717/3582 0/5 Szymanski-PT-b10-CTLFireability-10 862239 t fired, 1087 attempts, .
74 EF STEQ 717/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 735 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 315/453 31/32 Szymanski-PT-b10-CTLFireability-01 4993563 m, 19363 m/sec, 38386658 t fired, .
73 EF FNDP 722/3582 0/5 Szymanski-PT-b10-CTLFireability-10 868218 t fired, 1095 attempts, .
74 EF STEQ 722/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 740 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 320/453 32/32 Szymanski-PT-b10-CTLFireability-01 5129019 m, 27091 m/sec, 38890420 t fired, .
73 EF FNDP 727/3582 0/5 Szymanski-PT-b10-CTLFireability-10 874342 t fired, 1099 attempts, .
74 EF STEQ 727/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 745 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for Szymanski-PT-b10-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 2 2 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 732/3582 0/5 Szymanski-PT-b10-CTLFireability-10 880323 t fired, 1103 attempts, .
74 EF STEQ 732/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 750 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 76 (type EXCL) for 38 Szymanski-PT-b10-CTLFireability-10
lola: time limit : 475 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 737/3582 0/5 Szymanski-PT-b10-CTLFireability-10 886353 t fired, 1110 attempts, .
74 EF STEQ 737/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 5/475 1/32 Szymanski-PT-b10-CTLFireability-10 5474 m, 1094 m/sec, 15376 t fired, .
Time elapsed: 755 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 742/3582 0/5 Szymanski-PT-b10-CTLFireability-10 892612 t fired, 1112 attempts, .
74 EF STEQ 742/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 10/475 1/32 Szymanski-PT-b10-CTLFireability-10 10627 m, 1030 m/sec, 38166 t fired, .
Time elapsed: 760 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 747/3582 0/5 Szymanski-PT-b10-CTLFireability-10 898680 t fired, 1117 attempts, .
74 EF STEQ 747/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 15/475 1/32 Szymanski-PT-b10-CTLFireability-10 16377 m, 1150 m/sec, 55709 t fired, .
Time elapsed: 765 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 752/3582 0/5 Szymanski-PT-b10-CTLFireability-10 904743 t fired, 1122 attempts, .
74 EF STEQ 752/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 20/475 1/32 Szymanski-PT-b10-CTLFireability-10 21964 m, 1117 m/sec, 72715 t fired, .
Time elapsed: 770 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 757/3582 0/5 Szymanski-PT-b10-CTLFireability-10 910802 t fired, 1129 attempts, .
74 EF STEQ 757/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 25/475 1/32 Szymanski-PT-b10-CTLFireability-10 27517 m, 1110 m/sec, 93266 t fired, .
Time elapsed: 775 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 762/3582 0/5 Szymanski-PT-b10-CTLFireability-10 916871 t fired, 1134 attempts, .
74 EF STEQ 762/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 30/475 1/32 Szymanski-PT-b10-CTLFireability-10 32785 m, 1053 m/sec, 115690 t fired, .
Time elapsed: 780 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 767/3582 0/5 Szymanski-PT-b10-CTLFireability-10 923043 t fired, 1135 attempts, .
74 EF STEQ 767/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 35/475 1/32 Szymanski-PT-b10-CTLFireability-10 37732 m, 989 m/sec, 149918 t fired, .
Time elapsed: 785 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 772/3582 0/5 Szymanski-PT-b10-CTLFireability-10 929111 t fired, 1141 attempts, .
74 EF STEQ 772/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 40/475 1/32 Szymanski-PT-b10-CTLFireability-10 43510 m, 1155 m/sec, 166756 t fired, .
Time elapsed: 790 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 777/3582 0/5 Szymanski-PT-b10-CTLFireability-10 935124 t fired, 1148 attempts, .
74 EF STEQ 777/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 45/475 1/32 Szymanski-PT-b10-CTLFireability-10 49289 m, 1155 m/sec, 187339 t fired, .
Time elapsed: 795 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 782/3582 0/5 Szymanski-PT-b10-CTLFireability-10 941101 t fired, 1154 attempts, .
74 EF STEQ 782/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 50/475 1/32 Szymanski-PT-b10-CTLFireability-10 55065 m, 1155 m/sec, 207157 t fired, .
Time elapsed: 800 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 787/3582 0/5 Szymanski-PT-b10-CTLFireability-10 947097 t fired, 1159 attempts, .
74 EF STEQ 787/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 55/475 1/32 Szymanski-PT-b10-CTLFireability-10 60706 m, 1128 m/sec, 224547 t fired, .
Time elapsed: 805 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 792/3582 0/5 Szymanski-PT-b10-CTLFireability-10 953138 t fired, 1164 attempts, .
74 EF STEQ 792/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 60/475 1/32 Szymanski-PT-b10-CTLFireability-10 66262 m, 1111 m/sec, 245762 t fired, .
Time elapsed: 810 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 797/3582 0/5 Szymanski-PT-b10-CTLFireability-10 959230 t fired, 1169 attempts, .
74 EF STEQ 797/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 65/475 1/32 Szymanski-PT-b10-CTLFireability-10 71827 m, 1113 m/sec, 266193 t fired, .
Time elapsed: 815 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 802/3582 0/5 Szymanski-PT-b10-CTLFireability-10 965218 t fired, 1175 attempts, .
74 EF STEQ 802/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 70/475 1/32 Szymanski-PT-b10-CTLFireability-10 77326 m, 1099 m/sec, 286238 t fired, .
Time elapsed: 820 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 807/3582 0/5 Szymanski-PT-b10-CTLFireability-10 971221 t fired, 1180 attempts, .
74 EF STEQ 807/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 75/475 1/32 Szymanski-PT-b10-CTLFireability-10 82218 m, 978 m/sec, 320937 t fired, .
Time elapsed: 825 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 812/3582 0/5 Szymanski-PT-b10-CTLFireability-10 977192 t fired, 1185 attempts, .
74 EF STEQ 812/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 80/475 1/32 Szymanski-PT-b10-CTLFireability-10 87152 m, 986 m/sec, 357201 t fired, .
Time elapsed: 830 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 817/3582 0/5 Szymanski-PT-b10-CTLFireability-10 983283 t fired, 1190 attempts, .
74 EF STEQ 817/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 85/475 1/32 Szymanski-PT-b10-CTLFireability-10 92940 m, 1157 m/sec, 374842 t fired, .
Time elapsed: 835 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 822/3582 0/5 Szymanski-PT-b10-CTLFireability-10 989241 t fired, 1194 attempts, .
74 EF STEQ 822/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 90/475 1/32 Szymanski-PT-b10-CTLFireability-10 98721 m, 1156 m/sec, 395142 t fired, .
Time elapsed: 840 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 827/3582 0/5 Szymanski-PT-b10-CTLFireability-10 995322 t fired, 1198 attempts, .
74 EF STEQ 827/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 95/475 1/32 Szymanski-PT-b10-CTLFireability-10 104506 m, 1157 m/sec, 415576 t fired, .
Time elapsed: 845 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 832/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1001431 t fired, 1202 attempts, .
74 EF STEQ 832/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 100/475 1/32 Szymanski-PT-b10-CTLFireability-10 110292 m, 1157 m/sec, 436331 t fired, .
Time elapsed: 850 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 837/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1007598 t fired, 1205 attempts, .
74 EF STEQ 837/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 105/475 1/32 Szymanski-PT-b10-CTLFireability-10 116091 m, 1159 m/sec, 456033 t fired, .
Time elapsed: 855 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 842/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1013657 t fired, 1211 attempts, .
74 EF STEQ 842/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 110/475 1/32 Szymanski-PT-b10-CTLFireability-10 121686 m, 1119 m/sec, 474651 t fired, .
Time elapsed: 860 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 847/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1019750 t fired, 1217 attempts, .
74 EF STEQ 847/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 115/475 1/32 Szymanski-PT-b10-CTLFireability-10 127276 m, 1118 m/sec, 495055 t fired, .
Time elapsed: 865 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 852/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1025782 t fired, 1223 attempts, .
74 EF STEQ 852/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 120/475 1/32 Szymanski-PT-b10-CTLFireability-10 132862 m, 1117 m/sec, 517471 t fired, .
Time elapsed: 870 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 857/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1031777 t fired, 1230 attempts, .
74 EF STEQ 857/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 125/475 1/32 Szymanski-PT-b10-CTLFireability-10 138447 m, 1117 m/sec, 539191 t fired, .
Time elapsed: 875 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 862/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1037798 t fired, 1238 attempts, .
74 EF STEQ 862/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 130/475 1/32 Szymanski-PT-b10-CTLFireability-10 143604 m, 1031 m/sec, 566846 t fired, .
Time elapsed: 880 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 867/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1044026 t fired, 1240 attempts, .
74 EF STEQ 867/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 135/475 1/32 Szymanski-PT-b10-CTLFireability-10 148519 m, 983 m/sec, 605183 t fired, .
Time elapsed: 885 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 872/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1050107 t fired, 1244 attempts, .
74 EF STEQ 872/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 140/475 1/32 Szymanski-PT-b10-CTLFireability-10 153591 m, 1014 m/sec, 637246 t fired, .
Time elapsed: 890 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 877/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1056337 t fired, 1245 attempts, .
74 EF STEQ 877/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 145/475 1/32 Szymanski-PT-b10-CTLFireability-10 159394 m, 1160 m/sec, 656053 t fired, .
Time elapsed: 895 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 882/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1062487 t fired, 1249 attempts, .
74 EF STEQ 882/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 150/475 1/32 Szymanski-PT-b10-CTLFireability-10 165199 m, 1161 m/sec, 675780 t fired, .
Time elapsed: 900 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 887/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1068708 t fired, 1252 attempts, .
74 EF STEQ 887/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 155/475 1/32 Szymanski-PT-b10-CTLFireability-10 171004 m, 1161 m/sec, 698214 t fired, .
Time elapsed: 905 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 892/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1074869 t fired, 1256 attempts, .
74 EF STEQ 892/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 160/475 1/32 Szymanski-PT-b10-CTLFireability-10 176808 m, 1160 m/sec, 718568 t fired, .
Time elapsed: 910 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 897/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1081020 t fired, 1259 attempts, .
74 EF STEQ 897/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 165/475 1/32 Szymanski-PT-b10-CTLFireability-10 182611 m, 1160 m/sec, 739785 t fired, .
Time elapsed: 915 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 902/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1087064 t fired, 1264 attempts, .
74 EF STEQ 902/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 170/475 1/32 Szymanski-PT-b10-CTLFireability-10 188425 m, 1162 m/sec, 759591 t fired, .
Time elapsed: 920 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 907/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1093143 t fired, 1268 attempts, .
74 EF STEQ 907/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 175/475 2/32 Szymanski-PT-b10-CTLFireability-10 194006 m, 1116 m/sec, 778450 t fired, .
Time elapsed: 925 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 912/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1099177 t fired, 1272 attempts, .
74 EF STEQ 912/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 180/475 2/32 Szymanski-PT-b10-CTLFireability-10 199578 m, 1114 m/sec, 798381 t fired, .
Time elapsed: 930 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 917/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1105295 t fired, 1276 attempts, .
74 EF STEQ 917/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 185/475 2/32 Szymanski-PT-b10-CTLFireability-10 205163 m, 1117 m/sec, 820875 t fired, .
Time elapsed: 935 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 922/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1111486 t fired, 1281 attempts, .
74 EF STEQ 922/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 190/475 2/32 Szymanski-PT-b10-CTLFireability-10 210754 m, 1118 m/sec, 843333 t fired, .
Time elapsed: 940 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 927/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1117577 t fired, 1285 attempts, .
74 EF STEQ 927/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 195/475 2/32 Szymanski-PT-b10-CTLFireability-10 216016 m, 1052 m/sec, 868284 t fired, .
Time elapsed: 945 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 932/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1123696 t fired, 1289 attempts, .
74 EF STEQ 932/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 200/475 2/32 Szymanski-PT-b10-CTLFireability-10 220932 m, 983 m/sec, 906856 t fired, .
Time elapsed: 950 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 937/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1129696 t fired, 1295 attempts, .
74 EF STEQ 937/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 205/475 2/32 Szymanski-PT-b10-CTLFireability-10 225840 m, 981 m/sec, 944578 t fired, .
Time elapsed: 955 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 942/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1135771 t fired, 1301 attempts, .
74 EF STEQ 942/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 210/475 2/32 Szymanski-PT-b10-CTLFireability-10 231537 m, 1139 m/sec, 963650 t fired, .
Time elapsed: 960 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 947/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1141839 t fired, 1306 attempts, .
74 EF STEQ 947/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 215/475 2/32 Szymanski-PT-b10-CTLFireability-10 237347 m, 1162 m/sec, 984057 t fired, .
Time elapsed: 965 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 952/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1147920 t fired, 1310 attempts, .
74 EF STEQ 952/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 220/475 2/32 Szymanski-PT-b10-CTLFireability-10 243164 m, 1163 m/sec, 1003591 t fired, .
Time elapsed: 970 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 957/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1153994 t fired, 1314 attempts, .
74 EF STEQ 957/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 225/475 2/32 Szymanski-PT-b10-CTLFireability-10 248975 m, 1162 m/sec, 1026048 t fired, .
Time elapsed: 975 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 962/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1160107 t fired, 1319 attempts, .
74 EF STEQ 962/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 230/475 2/32 Szymanski-PT-b10-CTLFireability-10 254788 m, 1162 m/sec, 1047356 t fired, .
Time elapsed: 980 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 967/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1166261 t fired, 1322 attempts, .
74 EF STEQ 967/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 235/475 2/32 Szymanski-PT-b10-CTLFireability-10 260595 m, 1161 m/sec, 1066944 t fired, .
Time elapsed: 985 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 972/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1172378 t fired, 1326 attempts, .
74 EF STEQ 972/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 240/475 2/32 Szymanski-PT-b10-CTLFireability-10 266281 m, 1137 m/sec, 1085561 t fired, .
Time elapsed: 990 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 977/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1178351 t fired, 1333 attempts, .
74 EF STEQ 977/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 245/475 2/32 Szymanski-PT-b10-CTLFireability-10 271852 m, 1114 m/sec, 1107090 t fired, .
Time elapsed: 995 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 982/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1184316 t fired, 1340 attempts, .
74 EF STEQ 982/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 250/475 2/32 Szymanski-PT-b10-CTLFireability-10 277433 m, 1116 m/sec, 1128048 t fired, .
Time elapsed: 1000 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 987/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1190152 t fired, 1345 attempts, .
74 EF STEQ 987/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 255/475 2/32 Szymanski-PT-b10-CTLFireability-10 282842 m, 1081 m/sec, 1149531 t fired, .
Time elapsed: 1005 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 992/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1196039 t fired, 1349 attempts, .
74 EF STEQ 992/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 260/475 2/32 Szymanski-PT-b10-CTLFireability-10 288157 m, 1063 m/sec, 1168910 t fired, .
Time elapsed: 1010 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 997/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1201887 t fired, 1353 attempts, .
74 EF STEQ 997/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 265/475 2/32 Szymanski-PT-b10-CTLFireability-10 292892 m, 947 m/sec, 1202390 t fired, .
Time elapsed: 1015 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1002/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1207695 t fired, 1358 attempts, .
74 EF STEQ 1002/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 270/475 2/32 Szymanski-PT-b10-CTLFireability-10 297626 m, 946 m/sec, 1240979 t fired, .
Time elapsed: 1020 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1007/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1213584 t fired, 1361 attempts, .
74 EF STEQ 1007/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 275/475 2/32 Szymanski-PT-b10-CTLFireability-10 302897 m, 1054 m/sec, 1264292 t fired, .
Time elapsed: 1025 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1012/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1219335 t fired, 1366 attempts, .
74 EF STEQ 1012/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 280/475 2/32 Szymanski-PT-b10-CTLFireability-10 308515 m, 1123 m/sec, 1284545 t fired, .
Time elapsed: 1030 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1017/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1225260 t fired, 1369 attempts, .
74 EF STEQ 1017/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 285/475 2/32 Szymanski-PT-b10-CTLFireability-10 314141 m, 1125 m/sec, 1302491 t fired, .
Time elapsed: 1035 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1022/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1231100 t fired, 1373 attempts, .
74 EF STEQ 1022/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 290/475 2/32 Szymanski-PT-b10-CTLFireability-10 319747 m, 1121 m/sec, 1325092 t fired, .
Time elapsed: 1040 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1027/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1236905 t fired, 1376 attempts, .
74 EF STEQ 1027/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 295/475 2/32 Szymanski-PT-b10-CTLFireability-10 325375 m, 1125 m/sec, 1344169 t fired, .
Time elapsed: 1045 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1032/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1242819 t fired, 1381 attempts, .
74 EF STEQ 1032/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 300/475 2/32 Szymanski-PT-b10-CTLFireability-10 330999 m, 1124 m/sec, 1364756 t fired, .
Time elapsed: 1050 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1037/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1248694 t fired, 1384 attempts, .
74 EF STEQ 1037/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 305/475 2/32 Szymanski-PT-b10-CTLFireability-10 336544 m, 1109 m/sec, 1381673 t fired, .
Time elapsed: 1055 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1042/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1254509 t fired, 1391 attempts, .
74 EF STEQ 1042/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 310/475 2/32 Szymanski-PT-b10-CTLFireability-10 341934 m, 1078 m/sec, 1402396 t fired, .
Time elapsed: 1060 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1047/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1260339 t fired, 1396 attempts, .
74 EF STEQ 1047/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 315/475 2/32 Szymanski-PT-b10-CTLFireability-10 347322 m, 1077 m/sec, 1422700 t fired, .
Time elapsed: 1065 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1052/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1266139 t fired, 1402 attempts, .
74 EF STEQ 1052/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 320/475 2/32 Szymanski-PT-b10-CTLFireability-10 352702 m, 1076 m/sec, 1444005 t fired, .
Time elapsed: 1070 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1057/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1272053 t fired, 1406 attempts, .
74 EF STEQ 1057/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 325/475 2/32 Szymanski-PT-b10-CTLFireability-10 357619 m, 983 m/sec, 1471455 t fired, .
Time elapsed: 1075 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1062/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1277926 t fired, 1411 attempts, .
74 EF STEQ 1062/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 330/475 2/32 Szymanski-PT-b10-CTLFireability-10 362362 m, 948 m/sec, 1508020 t fired, .
Time elapsed: 1080 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1067/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1283822 t fired, 1416 attempts, .
74 EF STEQ 1067/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 335/475 2/32 Szymanski-PT-b10-CTLFireability-10 367638 m, 1055 m/sec, 1532519 t fired, .
Time elapsed: 1085 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1072/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1289649 t fired, 1421 attempts, .
74 EF STEQ 1072/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 340/475 2/32 Szymanski-PT-b10-CTLFireability-10 373264 m, 1125 m/sec, 1551014 t fired, .
Time elapsed: 1090 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1077/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1295542 t fired, 1425 attempts, .
74 EF STEQ 1077/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 345/475 2/32 Szymanski-PT-b10-CTLFireability-10 378862 m, 1119 m/sec, 1569309 t fired, .
Time elapsed: 1095 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1082/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1301467 t fired, 1428 attempts, .
74 EF STEQ 1082/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 350/475 2/32 Szymanski-PT-b10-CTLFireability-10 384452 m, 1118 m/sec, 1591793 t fired, .
Time elapsed: 1100 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1087/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1307338 t fired, 1432 attempts, .
74 EF STEQ 1087/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 355/475 3/32 Szymanski-PT-b10-CTLFireability-10 390087 m, 1127 m/sec, 1611520 t fired, .
Time elapsed: 1105 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1092/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1313224 t fired, 1437 attempts, .
74 EF STEQ 1092/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 360/475 3/32 Szymanski-PT-b10-CTLFireability-10 395630 m, 1108 m/sec, 1628927 t fired, .
Time elapsed: 1110 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1097/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1319153 t fired, 1441 attempts, .
74 EF STEQ 1097/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 365/475 3/32 Szymanski-PT-b10-CTLFireability-10 401026 m, 1079 m/sec, 1648545 t fired, .
Time elapsed: 1115 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1102/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1324990 t fired, 1446 attempts, .
74 EF STEQ 1102/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 370/475 3/32 Szymanski-PT-b10-CTLFireability-10 406420 m, 1078 m/sec, 1668430 t fired, .
Time elapsed: 1120 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1107/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1330780 t fired, 1452 attempts, .
74 EF STEQ 1107/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 375/475 3/32 Szymanski-PT-b10-CTLFireability-10 411349 m, 985 m/sec, 1697864 t fired, .
Time elapsed: 1125 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1112/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1336589 t fired, 1457 attempts, .
74 EF STEQ 1112/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 380/475 3/32 Szymanski-PT-b10-CTLFireability-10 416231 m, 976 m/sec, 1727917 t fired, .
Time elapsed: 1130 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1117/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1342458 t fired, 1460 attempts, .
74 EF STEQ 1117/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 385/475 3/32 Szymanski-PT-b10-CTLFireability-10 421791 m, 1112 m/sec, 1747412 t fired, .
Time elapsed: 1135 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1122/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1348504 t fired, 1465 attempts, .
74 EF STEQ 1122/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 390/475 3/32 Szymanski-PT-b10-CTLFireability-10 427610 m, 1163 m/sec, 1765816 t fired, .
Time elapsed: 1140 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1127/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1354502 t fired, 1470 attempts, .
74 EF STEQ 1127/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 395/475 3/32 Szymanski-PT-b10-CTLFireability-10 433344 m, 1146 m/sec, 1786369 t fired, .
Time elapsed: 1145 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1132/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1360436 t fired, 1475 attempts, .
74 EF STEQ 1132/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 400/475 3/32 Szymanski-PT-b10-CTLFireability-10 438968 m, 1124 m/sec, 1804718 t fired, .
Time elapsed: 1150 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1137/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1366494 t fired, 1480 attempts, .
74 EF STEQ 1137/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 405/475 3/32 Szymanski-PT-b10-CTLFireability-10 444538 m, 1114 m/sec, 1825020 t fired, .
Time elapsed: 1155 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1142/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1372553 t fired, 1482 attempts, .
74 EF STEQ 1142/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 410/475 3/32 Szymanski-PT-b10-CTLFireability-10 449465 m, 985 m/sec, 1853484 t fired, .
Time elapsed: 1160 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1147/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1378477 t fired, 1487 attempts, .
74 EF STEQ 1147/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 415/475 3/32 Szymanski-PT-b10-CTLFireability-10 454936 m, 1094 m/sec, 1874703 t fired, .
Time elapsed: 1165 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1152/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1384521 t fired, 1493 attempts, .
74 EF STEQ 1152/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 420/475 3/32 Szymanski-PT-b10-CTLFireability-10 460762 m, 1165 m/sec, 1893071 t fired, .
Time elapsed: 1170 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1157/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1390665 t fired, 1495 attempts, .
74 EF STEQ 1157/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 425/475 3/32 Szymanski-PT-b10-CTLFireability-10 466449 m, 1137 m/sec, 1912192 t fired, .
Time elapsed: 1175 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1162/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1396873 t fired, 1498 attempts, .
74 EF STEQ 1162/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 430/475 3/32 Szymanski-PT-b10-CTLFireability-10 471730 m, 1056 m/sec, 1935189 t fired, .
Time elapsed: 1180 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1167/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1402934 t fired, 1503 attempts, .
74 EF STEQ 1167/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 435/475 3/32 Szymanski-PT-b10-CTLFireability-10 477506 m, 1155 m/sec, 1953082 t fired, .
Time elapsed: 1185 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1172/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1408976 t fired, 1510 attempts, .
74 EF STEQ 1172/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 440/475 3/32 Szymanski-PT-b10-CTLFireability-10 483020 m, 1102 m/sec, 1972130 t fired, .
Time elapsed: 1190 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1177/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1415113 t fired, 1514 attempts, .
74 EF STEQ 1177/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 445/475 3/32 Szymanski-PT-b10-CTLFireability-10 488665 m, 1129 m/sec, 1990889 t fired, .
Time elapsed: 1195 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1182/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1421145 t fired, 1519 attempts, .
74 EF STEQ 1182/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 450/475 3/32 Szymanski-PT-b10-CTLFireability-10 494204 m, 1107 m/sec, 2007641 t fired, .
Time elapsed: 1200 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1187/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1427251 t fired, 1523 attempts, .
74 EF STEQ 1187/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 455/475 3/32 Szymanski-PT-b10-CTLFireability-10 499756 m, 1110 m/sec, 2027129 t fired, .
Time elapsed: 1205 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1192/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1433354 t fired, 1527 attempts, .
74 EF STEQ 1192/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 460/475 3/32 Szymanski-PT-b10-CTLFireability-10 505207 m, 1090 m/sec, 2051720 t fired, .
Time elapsed: 1210 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1197/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1439428 t fired, 1532 attempts, .
74 EF STEQ 1197/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 465/475 3/32 Szymanski-PT-b10-CTLFireability-10 510807 m, 1120 m/sec, 2071970 t fired, .
Time elapsed: 1215 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1202/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1445493 t fired, 1536 attempts, .
74 EF STEQ 1202/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 470/475 3/32 Szymanski-PT-b10-CTLFireability-10 516504 m, 1139 m/sec, 2088799 t fired, .
Time elapsed: 1220 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1207/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1451595 t fired, 1541 attempts, .
74 EF STEQ 1207/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 475/475 3/32 Szymanski-PT-b10-CTLFireability-10 522056 m, 1110 m/sec, 2108672 t fired, .
Time elapsed: 1225 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 76 (type EXCL) for Szymanski-PT-b10-CTLFireability-10 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 2 0 11 1 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1212/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1457632 t fired, 1545 attempts, .
74 EF STEQ 1212/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
Time elapsed: 1230 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 75 (type EXCL) for 60 Szymanski-PT-b10-CTLFireability-12
lola: time limit : 474 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 76 (type EXCL) for 38 Szymanski-PT-b10-CTLFireability-10
lola: time limit : 2370 sec
lola: memory limit: 5 pages
lola: FINISHED task # 75 (type EXCL) for Szymanski-PT-b10-CTLFireability-12
lola: result : false
lola: markings : 148
lola: fired transitions : 154
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1217/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1463693 t fired, 1549 attempts, .
74 EF STEQ 1217/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 5/474 1/5 Szymanski-PT-b10-CTLFireability-10 5397 m, -103331 m/sec, 15083 t fired, .
Time elapsed: 1235 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1222/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1469547 t fired, 1554 attempts, .
74 EF STEQ 1222/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 10/474 1/5 Szymanski-PT-b10-CTLFireability-10 10590 m, 1038 m/sec, 38101 t fired, .
Time elapsed: 1240 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1227/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1475584 t fired, 1558 attempts, .
74 EF STEQ 1227/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 15/474 1/5 Szymanski-PT-b10-CTLFireability-10 16372 m, 1156 m/sec, 55701 t fired, .
Time elapsed: 1245 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1232/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1481546 t fired, 1564 attempts, .
74 EF STEQ 1232/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 20/474 1/5 Szymanski-PT-b10-CTLFireability-10 21991 m, 1123 m/sec, 72751 t fired, .
Time elapsed: 1250 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1237/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1487619 t fired, 1567 attempts, .
74 EF STEQ 1237/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 25/474 1/5 Szymanski-PT-b10-CTLFireability-10 27577 m, 1117 m/sec, 93347 t fired, .
Time elapsed: 1255 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1242/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1493692 t fired, 1573 attempts, .
74 EF STEQ 1242/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 30/474 1/5 Szymanski-PT-b10-CTLFireability-10 32866 m, 1057 m/sec, 116617 t fired, .
Time elapsed: 1260 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1247/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1499823 t fired, 1578 attempts, .
74 EF STEQ 1247/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 35/474 1/5 Szymanski-PT-b10-CTLFireability-10 37863 m, 999 m/sec, 150163 t fired, .
Time elapsed: 1265 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1252/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1505920 t fired, 1582 attempts, .
74 EF STEQ 1252/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 40/474 1/5 Szymanski-PT-b10-CTLFireability-10 43666 m, 1160 m/sec, 167759 t fired, .
Time elapsed: 1270 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1257/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1512026 t fired, 1586 attempts, .
74 EF STEQ 1257/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 45/474 1/5 Szymanski-PT-b10-CTLFireability-10 49468 m, 1160 m/sec, 188293 t fired, .
Time elapsed: 1275 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1262/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1518157 t fired, 1589 attempts, .
74 EF STEQ 1262/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 50/474 1/5 Szymanski-PT-b10-CTLFireability-10 55279 m, 1162 m/sec, 207749 t fired, .
Time elapsed: 1280 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1267/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1524308 t fired, 1591 attempts, .
74 EF STEQ 1267/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 55/474 1/5 Szymanski-PT-b10-CTLFireability-10 60932 m, 1130 m/sec, 224848 t fired, .
Time elapsed: 1285 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1272/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1530401 t fired, 1596 attempts, .
74 EF STEQ 1272/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 60/474 1/5 Szymanski-PT-b10-CTLFireability-10 66521 m, 1117 m/sec, 246394 t fired, .
Time elapsed: 1290 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1277/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1536589 t fired, 1598 attempts, .
74 EF STEQ 1277/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 65/474 1/5 Szymanski-PT-b10-CTLFireability-10 72113 m, 1118 m/sec, 267155 t fired, .
Time elapsed: 1295 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1282/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1542623 t fired, 1600 attempts, .
74 EF STEQ 1282/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 70/474 1/5 Szymanski-PT-b10-CTLFireability-10 77601 m, 1097 m/sec, 287850 t fired, .
Time elapsed: 1300 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1287/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1548675 t fired, 1605 attempts, .
74 EF STEQ 1287/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 75/474 1/5 Szymanski-PT-b10-CTLFireability-10 82527 m, 985 m/sec, 323569 t fired, .
Time elapsed: 1305 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1292/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1554740 t fired, 1608 attempts, .
74 EF STEQ 1292/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 80/474 1/5 Szymanski-PT-b10-CTLFireability-10 87541 m, 1002 m/sec, 357920 t fired, .
Time elapsed: 1310 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1297/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1560807 t fired, 1614 attempts, .
74 EF STEQ 1297/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 85/474 1/5 Szymanski-PT-b10-CTLFireability-10 93346 m, 1161 m/sec, 376865 t fired, .
Time elapsed: 1315 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1302/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1567003 t fired, 1616 attempts, .
74 EF STEQ 1302/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 90/474 1/5 Szymanski-PT-b10-CTLFireability-10 99129 m, 1156 m/sec, 395922 t fired, .
Time elapsed: 1320 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1307/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1573003 t fired, 1620 attempts, .
74 EF STEQ 1307/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 95/474 1/5 Szymanski-PT-b10-CTLFireability-10 104771 m, 1128 m/sec, 416086 t fired, .
Time elapsed: 1325 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1312/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1578696 t fired, 1624 attempts, .
74 EF STEQ 1312/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 100/474 1/5 Szymanski-PT-b10-CTLFireability-10 110114 m, 1068 m/sec, 435756 t fired, .
Time elapsed: 1330 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1317/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1584515 t fired, 1627 attempts, .
74 EF STEQ 1317/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 105/474 1/5 Szymanski-PT-b10-CTLFireability-10 115650 m, 1107 m/sec, 454434 t fired, .
Time elapsed: 1335 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1322/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1590358 t fired, 1631 attempts, .
74 EF STEQ 1322/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 110/474 1/5 Szymanski-PT-b10-CTLFireability-10 120975 m, 1065 m/sec, 471420 t fired, .
Time elapsed: 1340 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1327/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1596310 t fired, 1632 attempts, .
74 EF STEQ 1327/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 115/474 1/5 Szymanski-PT-b10-CTLFireability-10 126324 m, 1069 m/sec, 491582 t fired, .
Time elapsed: 1345 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1332/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1602120 t fired, 1635 attempts, .
74 EF STEQ 1332/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 120/474 1/5 Szymanski-PT-b10-CTLFireability-10 131600 m, 1055 m/sec, 511685 t fired, .
Time elapsed: 1350 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1337/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1608031 t fired, 1640 attempts, .
74 EF STEQ 1337/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 125/474 1/5 Szymanski-PT-b10-CTLFireability-10 137095 m, 1099 m/sec, 533044 t fired, .
Time elapsed: 1355 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1342/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1613976 t fired, 1643 attempts, .
74 EF STEQ 1342/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 130/474 1/5 Szymanski-PT-b10-CTLFireability-10 142311 m, 1043 m/sec, 556907 t fired, .
Time elapsed: 1360 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1347/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1620059 t fired, 1649 attempts, .
74 EF STEQ 1347/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 135/474 1/5 Szymanski-PT-b10-CTLFireability-10 147228 m, 983 m/sec, 594187 t fired, .
Time elapsed: 1365 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1352/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1626232 t fired, 1652 attempts, .
74 EF STEQ 1352/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 140/474 1/5 Szymanski-PT-b10-CTLFireability-10 152147 m, 983 m/sec, 632553 t fired, .
Time elapsed: 1370 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1357/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1632385 t fired, 1654 attempts, .
74 EF STEQ 1357/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 145/474 1/5 Szymanski-PT-b10-CTLFireability-10 157864 m, 1143 m/sec, 651059 t fired, .
Time elapsed: 1375 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1362/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1638523 t fired, 1657 attempts, .
74 EF STEQ 1362/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 150/474 1/5 Szymanski-PT-b10-CTLFireability-10 163662 m, 1159 m/sec, 671660 t fired, .
Time elapsed: 1380 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1367/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1644520 t fired, 1660 attempts, .
74 EF STEQ 1367/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 155/474 1/5 Szymanski-PT-b10-CTLFireability-10 169374 m, 1142 m/sec, 691752 t fired, .
Time elapsed: 1385 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1372/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1650300 t fired, 1663 attempts, .
74 EF STEQ 1372/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 160/474 1/5 Szymanski-PT-b10-CTLFireability-10 174876 m, 1100 m/sec, 711381 t fired, .
Time elapsed: 1390 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1377/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1656008 t fired, 1669 attempts, .
74 EF STEQ 1377/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 165/474 1/5 Szymanski-PT-b10-CTLFireability-10 180378 m, 1100 m/sec, 731203 t fired, .
Time elapsed: 1395 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1382/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1662023 t fired, 1672 attempts, .
74 EF STEQ 1382/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 170/474 1/5 Szymanski-PT-b10-CTLFireability-10 186044 m, 1133 m/sec, 751248 t fired, .
Time elapsed: 1400 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1387/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1668024 t fired, 1676 attempts, .
74 EF STEQ 1387/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 175/474 1/5 Szymanski-PT-b10-CTLFireability-10 191671 m, 1125 m/sec, 769863 t fired, .
Time elapsed: 1405 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1392/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1674078 t fired, 1678 attempts, .
74 EF STEQ 1392/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 180/474 2/5 Szymanski-PT-b10-CTLFireability-10 197204 m, 1106 m/sec, 790081 t fired, .
Time elapsed: 1410 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1397/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1680099 t fired, 1681 attempts, .
74 EF STEQ 1397/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 185/474 2/5 Szymanski-PT-b10-CTLFireability-10 202744 m, 1108 m/sec, 812134 t fired, .
Time elapsed: 1415 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1402/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1686239 t fired, 1682 attempts, .
74 EF STEQ 1402/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 190/474 2/5 Szymanski-PT-b10-CTLFireability-10 208278 m, 1106 m/sec, 833016 t fired, .
Time elapsed: 1420 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1407/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1692417 t fired, 1684 attempts, .
74 EF STEQ 1407/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 195/474 2/5 Szymanski-PT-b10-CTLFireability-10 213800 m, 1104 m/sec, 854321 t fired, .
Time elapsed: 1425 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1412/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1698482 t fired, 1687 attempts, .
74 EF STEQ 1412/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 200/474 2/5 Szymanski-PT-b10-CTLFireability-10 218682 m, 976 m/sec, 887057 t fired, .
Time elapsed: 1430 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1417/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1704616 t fired, 1690 attempts, .
74 EF STEQ 1417/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 205/474 2/5 Szymanski-PT-b10-CTLFireability-10 223555 m, 974 m/sec, 926909 t fired, .
Time elapsed: 1435 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1422/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1710720 t fired, 1692 attempts, .
74 EF STEQ 1422/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 210/474 2/5 Szymanski-PT-b10-CTLFireability-10 228795 m, 1048 m/sec, 954061 t fired, .
Time elapsed: 1440 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1427/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1716755 t fired, 1693 attempts, .
74 EF STEQ 1427/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 215/474 2/5 Szymanski-PT-b10-CTLFireability-10 234545 m, 1150 m/sec, 974803 t fired, .
Time elapsed: 1445 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1432/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1722756 t fired, 1696 attempts, .
74 EF STEQ 1432/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 220/474 2/5 Szymanski-PT-b10-CTLFireability-10 240307 m, 1152 m/sec, 993047 t fired, .
Time elapsed: 1450 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1437/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1728789 t fired, 1701 attempts, .
74 EF STEQ 1437/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 225/474 2/5 Szymanski-PT-b10-CTLFireability-10 246059 m, 1150 m/sec, 1014835 t fired, .
Time elapsed: 1455 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1442/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1734812 t fired, 1705 attempts, .
74 EF STEQ 1442/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 230/474 2/5 Szymanski-PT-b10-CTLFireability-10 251808 m, 1149 m/sec, 1034976 t fired, .
Time elapsed: 1460 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1447/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1740862 t fired, 1707 attempts, .
74 EF STEQ 1447/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 235/474 2/5 Szymanski-PT-b10-CTLFireability-10 257555 m, 1149 m/sec, 1056092 t fired, .
Time elapsed: 1465 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1453/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1746854 t fired, 1710 attempts, .
74 EF STEQ 1453/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 241/474 2/5 Szymanski-PT-b10-CTLFireability-10 263305 m, 1150 m/sec, 1077362 t fired, .
Time elapsed: 1471 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1458/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1752791 t fired, 1716 attempts, .
74 EF STEQ 1458/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 246/474 2/5 Szymanski-PT-b10-CTLFireability-10 268854 m, 1109 m/sec, 1095124 t fired, .
Time elapsed: 1476 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1463/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1758896 t fired, 1717 attempts, .
74 EF STEQ 1463/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 251/474 2/5 Szymanski-PT-b10-CTLFireability-10 274380 m, 1105 m/sec, 1114634 t fired, .
Time elapsed: 1481 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1468/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1765028 t fired, 1719 attempts, .
74 EF STEQ 1468/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 256/474 2/5 Szymanski-PT-b10-CTLFireability-10 279903 m, 1104 m/sec, 1137302 t fired, .
Time elapsed: 1486 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1473/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1771122 t fired, 1721 attempts, .
74 EF STEQ 1473/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 261/474 2/5 Szymanski-PT-b10-CTLFireability-10 285428 m, 1105 m/sec, 1159686 t fired, .
Time elapsed: 1491 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1478/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1777245 t fired, 1725 attempts, .
74 EF STEQ 1478/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 266/474 2/5 Szymanski-PT-b10-CTLFireability-10 290549 m, 1024 m/sec, 1186450 t fired, .
Time elapsed: 1496 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1483/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1783281 t fired, 1728 attempts, .
74 EF STEQ 1483/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 271/474 2/5 Szymanski-PT-b10-CTLFireability-10 295418 m, 973 m/sec, 1224427 t fired, .
Time elapsed: 1501 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1488/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1789374 t fired, 1730 attempts, .
74 EF STEQ 1488/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 276/474 2/5 Szymanski-PT-b10-CTLFireability-10 300418 m, 1000 m/sec, 1257059 t fired, .
Time elapsed: 1506 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1493/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1795311 t fired, 1734 attempts, .
74 EF STEQ 1493/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 281/474 2/5 Szymanski-PT-b10-CTLFireability-10 306162 m, 1148 m/sec, 1275551 t fired, .
Time elapsed: 1511 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1498/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1801327 t fired, 1737 attempts, .
74 EF STEQ 1498/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 286/474 2/5 Szymanski-PT-b10-CTLFireability-10 311910 m, 1149 m/sec, 1296731 t fired, .
Time elapsed: 1516 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1503/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1807330 t fired, 1743 attempts, .
74 EF STEQ 1503/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 291/474 2/5 Szymanski-PT-b10-CTLFireability-10 317666 m, 1151 m/sec, 1316079 t fired, .
Time elapsed: 1521 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1508/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1813382 t fired, 1746 attempts, .
74 EF STEQ 1508/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 296/474 2/5 Szymanski-PT-b10-CTLFireability-10 323419 m, 1150 m/sec, 1336639 t fired, .
Time elapsed: 1526 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1513/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1819382 t fired, 1751 attempts, .
74 EF STEQ 1513/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 301/474 2/5 Szymanski-PT-b10-CTLFireability-10 329167 m, 1149 m/sec, 1358160 t fired, .
Time elapsed: 1531 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1518/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1825353 t fired, 1756 attempts, .
74 EF STEQ 1518/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 306/474 2/5 Szymanski-PT-b10-CTLFireability-10 334900 m, 1146 m/sec, 1378330 t fired, .
Time elapsed: 1536 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1523/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1831392 t fired, 1758 attempts, .
74 EF STEQ 1523/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 311/474 2/5 Szymanski-PT-b10-CTLFireability-10 340419 m, 1103 m/sec, 1397595 t fired, .
Time elapsed: 1541 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1528/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1837370 t fired, 1763 attempts, .
74 EF STEQ 1528/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 316/474 2/5 Szymanski-PT-b10-CTLFireability-10 345951 m, 1106 m/sec, 1418087 t fired, .
Time elapsed: 1546 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1533/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1843337 t fired, 1767 attempts, .
74 EF STEQ 1533/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 321/474 2/5 Szymanski-PT-b10-CTLFireability-10 351477 m, 1105 m/sec, 1439266 t fired, .
Time elapsed: 1551 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1538/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1849448 t fired, 1768 attempts, .
74 EF STEQ 1538/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 326/474 2/5 Szymanski-PT-b10-CTLFireability-10 356676 m, 1039 m/sec, 1464537 t fired, .
Time elapsed: 1556 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1543/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1855424 t fired, 1773 attempts, .
74 EF STEQ 1543/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 331/474 2/5 Szymanski-PT-b10-CTLFireability-10 361534 m, 971 m/sec, 1502065 t fired, .
Time elapsed: 1561 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1548/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1861445 t fired, 1775 attempts, .
74 EF STEQ 1548/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 336/474 2/5 Szymanski-PT-b10-CTLFireability-10 366788 m, 1050 m/sec, 1528035 t fired, .
Time elapsed: 1566 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1553/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1867429 t fired, 1776 attempts, .
74 EF STEQ 1553/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 341/474 2/5 Szymanski-PT-b10-CTLFireability-10 372526 m, 1147 m/sec, 1549626 t fired, .
Time elapsed: 1571 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1558/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1873403 t fired, 1778 attempts, .
74 EF STEQ 1558/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 346/474 2/5 Szymanski-PT-b10-CTLFireability-10 378280 m, 1150 m/sec, 1566992 t fired, .
Time elapsed: 1576 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1563/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1879486 t fired, 1781 attempts, .
74 EF STEQ 1563/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 351/474 2/5 Szymanski-PT-b10-CTLFireability-10 384026 m, 1149 m/sec, 1589419 t fired, .
Time elapsed: 1581 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1568/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1885620 t fired, 1782 attempts, .
74 EF STEQ 1568/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 356/474 3/5 Szymanski-PT-b10-CTLFireability-10 389785 m, 1151 m/sec, 1610220 t fired, .
Time elapsed: 1586 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1573/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1891764 t fired, 1785 attempts, .
74 EF STEQ 1573/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 361/474 3/5 Szymanski-PT-b10-CTLFireability-10 395454 m, 1133 m/sec, 1628698 t fired, .
Time elapsed: 1591 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1578/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1897774 t fired, 1787 attempts, .
74 EF STEQ 1578/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 366/474 3/5 Szymanski-PT-b10-CTLFireability-10 400967 m, 1102 m/sec, 1648469 t fired, .
Time elapsed: 1596 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1583/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1903856 t fired, 1788 attempts, .
74 EF STEQ 1583/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 371/474 3/5 Szymanski-PT-b10-CTLFireability-10 406490 m, 1104 m/sec, 1668523 t fired, .
Time elapsed: 1601 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1588/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1909870 t fired, 1793 attempts, .
74 EF STEQ 1588/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 376/474 3/5 Szymanski-PT-b10-CTLFireability-10 411512 m, 1004 m/sec, 1698588 t fired, .
Time elapsed: 1606 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1593/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1915871 t fired, 1796 attempts, .
74 EF STEQ 1593/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 381/474 3/5 Szymanski-PT-b10-CTLFireability-10 416533 m, 1004 m/sec, 1728478 t fired, .
Time elapsed: 1611 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1598/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1921718 t fired, 1798 attempts, .
74 EF STEQ 1598/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 386/474 3/5 Szymanski-PT-b10-CTLFireability-10 422113 m, 1116 m/sec, 1748020 t fired, .
Time elapsed: 1616 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1603/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1927586 t fired, 1800 attempts, .
74 EF STEQ 1603/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 391/474 3/5 Szymanski-PT-b10-CTLFireability-10 427706 m, 1118 m/sec, 1767100 t fired, .
Time elapsed: 1621 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1608/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1933469 t fired, 1804 attempts, .
74 EF STEQ 1608/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 396/474 3/5 Szymanski-PT-b10-CTLFireability-10 433283 m, 1115 m/sec, 1786253 t fired, .
Time elapsed: 1626 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1613/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1939359 t fired, 1808 attempts, .
74 EF STEQ 1613/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 401/474 3/5 Szymanski-PT-b10-CTLFireability-10 438776 m, 1098 m/sec, 1803449 t fired, .
Time elapsed: 1631 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1618/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1945205 t fired, 1811 attempts, .
74 EF STEQ 1618/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 406/474 3/5 Szymanski-PT-b10-CTLFireability-10 444128 m, 1070 m/sec, 1822906 t fired, .
Time elapsed: 1636 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1623/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1951076 t fired, 1814 attempts, .
74 EF STEQ 1623/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 411/474 3/5 Szymanski-PT-b10-CTLFireability-10 449022 m, 978 m/sec, 1850115 t fired, .
Time elapsed: 1641 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1628/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1956928 t fired, 1816 attempts, .
74 EF STEQ 1628/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 416/474 3/5 Szymanski-PT-b10-CTLFireability-10 454323 m, 1060 m/sec, 1871710 t fired, .
Time elapsed: 1646 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1633/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1962805 t fired, 1820 attempts, .
74 EF STEQ 1633/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 421/474 3/5 Szymanski-PT-b10-CTLFireability-10 459914 m, 1118 m/sec, 1890296 t fired, .
Time elapsed: 1651 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1638/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1968892 t fired, 1823 attempts, .
74 EF STEQ 1638/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 426/474 3/5 Szymanski-PT-b10-CTLFireability-10 465529 m, 1123 m/sec, 1908532 t fired, .
Time elapsed: 1656 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1643/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1974964 t fired, 1825 attempts, .
74 EF STEQ 1643/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 431/474 3/5 Szymanski-PT-b10-CTLFireability-10 470736 m, 1041 m/sec, 1932429 t fired, .
Time elapsed: 1661 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1648/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1981031 t fired, 1828 attempts, .
74 EF STEQ 1648/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 436/474 3/5 Szymanski-PT-b10-CTLFireability-10 476513 m, 1155 m/sec, 1950232 t fired, .
Time elapsed: 1666 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1653/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1987073 t fired, 1831 attempts, .
74 EF STEQ 1653/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 441/474 3/5 Szymanski-PT-b10-CTLFireability-10 482004 m, 1098 m/sec, 1968055 t fired, .
Time elapsed: 1671 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-10: CONJ 0 1 3 0 11 0 0 4
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1658/3582 0/5 Szymanski-PT-b10-CTLFireability-10 1992961 t fired, 1832 attempts, .
74 EF STEQ 1658/3582 0/5 Szymanski-PT-b10-CTLFireability-10 sara is running.
76 EF EXCL 446/474 3/5 Szymanski-PT-b10-CTLFireability-10 487344 m, 1068 m/sec, 1988627 t fired, .
Time elapsed: 1676 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: FINISHED task # 73 (type FNDP) for Szymanski-PT-b10-CTLFireability-10
lola: result : true
lola: fired transitions : 1993757
lola: tried executions : 1833
lola: time used : 1658.000000
lola: memory pages used : 0
lola: CANCELED task # 74 (type EQUN) for Szymanski-PT-b10-CTLFireability-10 (obsolete)
lola: CANCELED task # 76 (type EXCL) for Szymanski-PT-b10-CTLFireability-10 (obsolete)
lola: LAUNCH task # 30 (type EXCL) for 29 Szymanski-PT-b10-CTLFireability-07
lola: time limit : 641 sec
lola: memory limit: 32 pages
lola: FINISHED task # 74 (type EQUN) for Szymanski-PT-b10-CTLFireability-10
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 5/641 1/32 Szymanski-PT-b10-CTLFireability-07 4206 m, 841 m/sec, 6807 t fired, .
Time elapsed: 1681 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 10/641 1/32 Szymanski-PT-b10-CTLFireability-07 9187 m, 996 m/sec, 15280 t fired, .
Time elapsed: 1686 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 15/641 1/32 Szymanski-PT-b10-CTLFireability-07 14173 m, 997 m/sec, 23650 t fired, .
Time elapsed: 1691 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 20/641 1/32 Szymanski-PT-b10-CTLFireability-07 20509 m, 1267 m/sec, 45742 t fired, .
Time elapsed: 1696 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 25/641 1/32 Szymanski-PT-b10-CTLFireability-07 27511 m, 1400 m/sec, 85947 t fired, .
Time elapsed: 1701 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 30/641 1/32 Szymanski-PT-b10-CTLFireability-07 34261 m, 1350 m/sec, 126601 t fired, .
Time elapsed: 1706 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 35/641 1/32 Szymanski-PT-b10-CTLFireability-07 40657 m, 1279 m/sec, 164930 t fired, .
Time elapsed: 1711 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 40/641 1/32 Szymanski-PT-b10-CTLFireability-07 47555 m, 1379 m/sec, 208322 t fired, .
Time elapsed: 1716 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 45/641 1/32 Szymanski-PT-b10-CTLFireability-07 53678 m, 1224 m/sec, 229777 t fired, .
Time elapsed: 1721 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 50/641 1/32 Szymanski-PT-b10-CTLFireability-07 60477 m, 1359 m/sec, 273983 t fired, .
Time elapsed: 1726 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 55/641 1/32 Szymanski-PT-b10-CTLFireability-07 67518 m, 1408 m/sec, 314651 t fired, .
Time elapsed: 1731 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 60/641 1/32 Szymanski-PT-b10-CTLFireability-07 74545 m, 1405 m/sec, 361019 t fired, .
Time elapsed: 1736 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 65/641 1/32 Szymanski-PT-b10-CTLFireability-07 81317 m, 1354 m/sec, 402562 t fired, .
Time elapsed: 1741 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 70/641 1/32 Szymanski-PT-b10-CTLFireability-07 87861 m, 1308 m/sec, 445232 t fired, .
Time elapsed: 1746 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 75/641 1/32 Szymanski-PT-b10-CTLFireability-07 94433 m, 1314 m/sec, 480228 t fired, .
Time elapsed: 1751 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 80/641 1/32 Szymanski-PT-b10-CTLFireability-07 100851 m, 1283 m/sec, 503633 t fired, .
Time elapsed: 1756 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 85/641 1/32 Szymanski-PT-b10-CTLFireability-07 107632 m, 1356 m/sec, 551053 t fired, .
Time elapsed: 1761 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 90/641 1/32 Szymanski-PT-b10-CTLFireability-07 114622 m, 1398 m/sec, 602577 t fired, .
Time elapsed: 1766 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 95/641 1/32 Szymanski-PT-b10-CTLFireability-07 121259 m, 1327 m/sec, 644521 t fired, .
Time elapsed: 1771 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 100/641 1/32 Szymanski-PT-b10-CTLFireability-07 127667 m, 1281 m/sec, 685647 t fired, .
Time elapsed: 1776 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 105/641 1/32 Szymanski-PT-b10-CTLFireability-07 133482 m, 1163 m/sec, 717205 t fired, .
Time elapsed: 1781 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 110/641 1/32 Szymanski-PT-b10-CTLFireability-07 140327 m, 1369 m/sec, 758521 t fired, .
Time elapsed: 1786 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 115/641 1/32 Szymanski-PT-b10-CTLFireability-07 146993 m, 1333 m/sec, 793348 t fired, .
Time elapsed: 1791 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 120/641 1/32 Szymanski-PT-b10-CTLFireability-07 154086 m, 1418 m/sec, 843989 t fired, .
Time elapsed: 1796 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 125/641 1/32 Szymanski-PT-b10-CTLFireability-07 160614 m, 1305 m/sec, 886144 t fired, .
Time elapsed: 1801 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 130/641 1/32 Szymanski-PT-b10-CTLFireability-07 166632 m, 1203 m/sec, 906499 t fired, .
Time elapsed: 1806 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 135/641 1/32 Szymanski-PT-b10-CTLFireability-07 173294 m, 1332 m/sec, 954102 t fired, .
Time elapsed: 1811 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 140/641 2/32 Szymanski-PT-b10-CTLFireability-07 179575 m, 1256 m/sec, 995902 t fired, .
Time elapsed: 1816 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 145/641 2/32 Szymanski-PT-b10-CTLFireability-07 186600 m, 1405 m/sec, 1047693 t fired, .
Time elapsed: 1821 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 150/641 2/32 Szymanski-PT-b10-CTLFireability-07 192787 m, 1237 m/sec, 1091489 t fired, .
Time elapsed: 1826 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 155/641 2/32 Szymanski-PT-b10-CTLFireability-07 199206 m, 1283 m/sec, 1135583 t fired, .
Time elapsed: 1831 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 160/641 2/32 Szymanski-PT-b10-CTLFireability-07 205546 m, 1268 m/sec, 1146616 t fired, .
Time elapsed: 1836 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 165/641 2/32 Szymanski-PT-b10-CTLFireability-07 211718 m, 1234 m/sec, 1157240 t fired, .
Time elapsed: 1841 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 170/641 2/32 Szymanski-PT-b10-CTLFireability-07 223104 m, 2277 m/sec, 1188878 t fired, .
Time elapsed: 1846 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 175/641 2/32 Szymanski-PT-b10-CTLFireability-07 236576 m, 2694 m/sec, 1232202 t fired, .
Time elapsed: 1851 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 180/641 2/32 Szymanski-PT-b10-CTLFireability-07 250333 m, 2751 m/sec, 1282448 t fired, .
Time elapsed: 1856 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 185/641 2/32 Szymanski-PT-b10-CTLFireability-07 262967 m, 2526 m/sec, 1328766 t fired, .
Time elapsed: 1861 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 190/641 2/32 Szymanski-PT-b10-CTLFireability-07 273054 m, 2017 m/sec, 1362691 t fired, .
Time elapsed: 1866 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 195/641 2/32 Szymanski-PT-b10-CTLFireability-07 279884 m, 1366 m/sec, 1403849 t fired, .
Time elapsed: 1871 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 200/641 2/32 Szymanski-PT-b10-CTLFireability-07 286850 m, 1393 m/sec, 1455497 t fired, .
Time elapsed: 1876 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 205/641 2/32 Szymanski-PT-b10-CTLFireability-07 293300 m, 1290 m/sec, 1503079 t fired, .
Time elapsed: 1881 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 210/641 2/32 Szymanski-PT-b10-CTLFireability-07 299651 m, 1270 m/sec, 1552431 t fired, .
Time elapsed: 1886 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 215/641 2/32 Szymanski-PT-b10-CTLFireability-07 306554 m, 1380 m/sec, 1608451 t fired, .
Time elapsed: 1891 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 220/641 2/32 Szymanski-PT-b10-CTLFireability-07 312766 m, 1242 m/sec, 1638642 t fired, .
Time elapsed: 1896 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 225/641 2/32 Szymanski-PT-b10-CTLFireability-07 319065 m, 1259 m/sec, 1678425 t fired, .
Time elapsed: 1901 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 230/641 2/32 Szymanski-PT-b10-CTLFireability-07 324964 m, 1179 m/sec, 1688221 t fired, .
Time elapsed: 1906 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 235/641 2/32 Szymanski-PT-b10-CTLFireability-07 331087 m, 1224 m/sec, 1698722 t fired, .
Time elapsed: 1911 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 240/641 2/32 Szymanski-PT-b10-CTLFireability-07 337870 m, 1356 m/sec, 1741527 t fired, .
Time elapsed: 1916 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 245/641 2/32 Szymanski-PT-b10-CTLFireability-07 344367 m, 1299 m/sec, 1784218 t fired, .
Time elapsed: 1921 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 250/641 2/32 Szymanski-PT-b10-CTLFireability-07 350093 m, 1145 m/sec, 1806866 t fired, .
Time elapsed: 1926 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 255/641 3/32 Szymanski-PT-b10-CTLFireability-07 355733 m, 1128 m/sec, 1843626 t fired, .
Time elapsed: 1931 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 260/641 3/32 Szymanski-PT-b10-CTLFireability-07 361411 m, 1135 m/sec, 1875613 t fired, .
Time elapsed: 1936 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 265/641 3/32 Szymanski-PT-b10-CTLFireability-07 367085 m, 1134 m/sec, 1914670 t fired, .
Time elapsed: 1941 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 270/641 3/32 Szymanski-PT-b10-CTLFireability-07 372737 m, 1130 m/sec, 1954740 t fired, .
Time elapsed: 1946 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 275/641 3/32 Szymanski-PT-b10-CTLFireability-07 378390 m, 1130 m/sec, 1992845 t fired, .
Time elapsed: 1951 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 280/641 3/32 Szymanski-PT-b10-CTLFireability-07 383987 m, 1119 m/sec, 2029294 t fired, .
Time elapsed: 1956 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 285/641 3/32 Szymanski-PT-b10-CTLFireability-07 389628 m, 1128 m/sec, 2068343 t fired, .
Time elapsed: 1961 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 290/641 3/32 Szymanski-PT-b10-CTLFireability-07 395263 m, 1127 m/sec, 2106453 t fired, .
Time elapsed: 1966 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 295/641 3/32 Szymanski-PT-b10-CTLFireability-07 400889 m, 1125 m/sec, 2144758 t fired, .
Time elapsed: 1971 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 300/641 3/32 Szymanski-PT-b10-CTLFireability-07 406514 m, 1125 m/sec, 2182699 t fired, .
Time elapsed: 1976 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 305/641 3/32 Szymanski-PT-b10-CTLFireability-07 412095 m, 1116 m/sec, 2219043 t fired, .
Time elapsed: 1981 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 310/641 3/32 Szymanski-PT-b10-CTLFireability-07 417741 m, 1129 m/sec, 2256416 t fired, .
Time elapsed: 1986 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 315/641 3/32 Szymanski-PT-b10-CTLFireability-07 423323 m, 1116 m/sec, 2290542 t fired, .
Time elapsed: 1991 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 320/641 3/32 Szymanski-PT-b10-CTLFireability-07 428550 m, 1045 m/sec, 2322157 t fired, .
Time elapsed: 1996 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 325/641 3/32 Szymanski-PT-b10-CTLFireability-07 433391 m, 968 m/sec, 2353684 t fired, .
Time elapsed: 2001 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 330/641 3/32 Szymanski-PT-b10-CTLFireability-07 439051 m, 1132 m/sec, 2387940 t fired, .
Time elapsed: 2006 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 335/641 3/32 Szymanski-PT-b10-CTLFireability-07 445079 m, 1205 m/sec, 2426246 t fired, .
Time elapsed: 2011 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 340/641 3/32 Szymanski-PT-b10-CTLFireability-07 451049 m, 1194 m/sec, 2465299 t fired, .
Time elapsed: 2016 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 345/641 3/32 Szymanski-PT-b10-CTLFireability-07 455856 m, 961 m/sec, 2497332 t fired, .
Time elapsed: 2021 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 350/641 3/32 Szymanski-PT-b10-CTLFireability-07 461730 m, 1174 m/sec, 2534155 t fired, .
Time elapsed: 2026 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 355/641 3/32 Szymanski-PT-b10-CTLFireability-07 467782 m, 1210 m/sec, 2575485 t fired, .
Time elapsed: 2031 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 360/641 3/32 Szymanski-PT-b10-CTLFireability-07 473860 m, 1215 m/sec, 2619396 t fired, .
Time elapsed: 2036 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 365/641 3/32 Szymanski-PT-b10-CTLFireability-07 479914 m, 1210 m/sec, 2663905 t fired, .
Time elapsed: 2041 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 370/641 3/32 Szymanski-PT-b10-CTLFireability-07 485943 m, 1205 m/sec, 2708215 t fired, .
Time elapsed: 2046 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 375/641 3/32 Szymanski-PT-b10-CTLFireability-07 492075 m, 1226 m/sec, 2753383 t fired, .
Time elapsed: 2051 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 380/641 3/32 Szymanski-PT-b10-CTLFireability-07 498200 m, 1225 m/sec, 2796082 t fired, .
Time elapsed: 2056 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 385/641 3/32 Szymanski-PT-b10-CTLFireability-07 504387 m, 1237 m/sec, 2809009 t fired, .
Time elapsed: 2061 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 390/641 3/32 Szymanski-PT-b10-CTLFireability-07 510525 m, 1227 m/sec, 2819594 t fired, .
Time elapsed: 2066 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 395/641 3/32 Szymanski-PT-b10-CTLFireability-07 516685 m, 1232 m/sec, 2831529 t fired, .
Time elapsed: 2071 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 400/641 3/32 Szymanski-PT-b10-CTLFireability-07 522733 m, 1209 m/sec, 2843294 t fired, .
Time elapsed: 2076 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 405/641 3/32 Szymanski-PT-b10-CTLFireability-07 528708 m, 1195 m/sec, 2871670 t fired, .
Time elapsed: 2081 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 410/641 3/32 Szymanski-PT-b10-CTLFireability-07 534840 m, 1226 m/sec, 2916811 t fired, .
Time elapsed: 2086 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 415/641 3/32 Szymanski-PT-b10-CTLFireability-07 541104 m, 1252 m/sec, 2940944 t fired, .
Time elapsed: 2091 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 420/641 3/32 Szymanski-PT-b10-CTLFireability-07 547012 m, 1181 m/sec, 2950582 t fired, .
Time elapsed: 2096 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 425/641 3/32 Szymanski-PT-b10-CTLFireability-07 553049 m, 1207 m/sec, 2985812 t fired, .
Time elapsed: 2101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 430/641 3/32 Szymanski-PT-b10-CTLFireability-07 559105 m, 1211 m/sec, 3023227 t fired, .
Time elapsed: 2106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 435/641 3/32 Szymanski-PT-b10-CTLFireability-07 565154 m, 1209 m/sec, 3068791 t fired, .
Time elapsed: 2111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 440/641 4/32 Szymanski-PT-b10-CTLFireability-07 571072 m, 1183 m/sec, 3104666 t fired, .
Time elapsed: 2116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 445/641 4/32 Szymanski-PT-b10-CTLFireability-07 577066 m, 1198 m/sec, 3150321 t fired, .
Time elapsed: 2121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 450/641 4/32 Szymanski-PT-b10-CTLFireability-07 583002 m, 1187 m/sec, 3193585 t fired, .
Time elapsed: 2126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 455/641 4/32 Szymanski-PT-b10-CTLFireability-07 588932 m, 1186 m/sec, 3230005 t fired, .
Time elapsed: 2131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 460/641 4/32 Szymanski-PT-b10-CTLFireability-07 594818 m, 1177 m/sec, 3272387 t fired, .
Time elapsed: 2136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 465/641 4/32 Szymanski-PT-b10-CTLFireability-07 600738 m, 1184 m/sec, 3313325 t fired, .
Time elapsed: 2141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 470/641 4/32 Szymanski-PT-b10-CTLFireability-07 606879 m, 1228 m/sec, 3354498 t fired, .
Time elapsed: 2146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 475/641 4/32 Szymanski-PT-b10-CTLFireability-07 613431 m, 1310 m/sec, 3400912 t fired, .
Time elapsed: 2151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 480/641 4/32 Szymanski-PT-b10-CTLFireability-07 619979 m, 1309 m/sec, 3446463 t fired, .
Time elapsed: 2156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 485/641 4/32 Szymanski-PT-b10-CTLFireability-07 626545 m, 1313 m/sec, 3487731 t fired, .
Time elapsed: 2161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 490/641 4/32 Szymanski-PT-b10-CTLFireability-07 633163 m, 1323 m/sec, 3530440 t fired, .
Time elapsed: 2166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 495/641 4/32 Szymanski-PT-b10-CTLFireability-07 639777 m, 1322 m/sec, 3575741 t fired, .
Time elapsed: 2171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 500/641 4/32 Szymanski-PT-b10-CTLFireability-07 646365 m, 1317 m/sec, 3622333 t fired, .
Time elapsed: 2176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 505/641 4/32 Szymanski-PT-b10-CTLFireability-07 652986 m, 1324 m/sec, 3667175 t fired, .
Time elapsed: 2181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 510/641 4/32 Szymanski-PT-b10-CTLFireability-07 659973 m, 1397 m/sec, 3710723 t fired, .
Time elapsed: 2186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 515/641 4/32 Szymanski-PT-b10-CTLFireability-07 667446 m, 1494 m/sec, 3762508 t fired, .
Time elapsed: 2191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 520/641 4/32 Szymanski-PT-b10-CTLFireability-07 674830 m, 1476 m/sec, 3815354 t fired, .
Time elapsed: 2196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 525/641 4/32 Szymanski-PT-b10-CTLFireability-07 681222 m, 1278 m/sec, 3857008 t fired, .
Time elapsed: 2201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 530/641 4/32 Szymanski-PT-b10-CTLFireability-07 687297 m, 1215 m/sec, 3903045 t fired, .
Time elapsed: 2206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 535/641 4/32 Szymanski-PT-b10-CTLFireability-07 693296 m, 1199 m/sec, 3950723 t fired, .
Time elapsed: 2211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 540/641 4/32 Szymanski-PT-b10-CTLFireability-07 699261 m, 1193 m/sec, 3995873 t fired, .
Time elapsed: 2216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 545/641 4/32 Szymanski-PT-b10-CTLFireability-07 705238 m, 1195 m/sec, 4043749 t fired, .
Time elapsed: 2221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 550/641 4/32 Szymanski-PT-b10-CTLFireability-07 711155 m, 1183 m/sec, 4090326 t fired, .
Time elapsed: 2226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 555/641 4/32 Szymanski-PT-b10-CTLFireability-07 717088 m, 1186 m/sec, 4136365 t fired, .
Time elapsed: 2231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 560/641 4/32 Szymanski-PT-b10-CTLFireability-07 722870 m, 1156 m/sec, 4178755 t fired, .
Time elapsed: 2236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 565/641 4/32 Szymanski-PT-b10-CTLFireability-07 728729 m, 1171 m/sec, 4219727 t fired, .
Time elapsed: 2241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 570/641 4/32 Szymanski-PT-b10-CTLFireability-07 735698 m, 1393 m/sec, 4271287 t fired, .
Time elapsed: 2246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 575/641 4/32 Szymanski-PT-b10-CTLFireability-07 741801 m, 1220 m/sec, 4316891 t fired, .
Time elapsed: 2251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 580/641 4/32 Szymanski-PT-b10-CTLFireability-07 748480 m, 1335 m/sec, 4363730 t fired, .
Time elapsed: 2256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 585/641 4/32 Szymanski-PT-b10-CTLFireability-07 755724 m, 1448 m/sec, 4422822 t fired, .
Time elapsed: 2261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 590/641 4/32 Szymanski-PT-b10-CTLFireability-07 762785 m, 1412 m/sec, 4482968 t fired, .
Time elapsed: 2266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 595/641 4/32 Szymanski-PT-b10-CTLFireability-07 770028 m, 1448 m/sec, 4541703 t fired, .
Time elapsed: 2271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 600/641 4/32 Szymanski-PT-b10-CTLFireability-07 776510 m, 1296 m/sec, 4585186 t fired, .
Time elapsed: 2276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 605/641 5/32 Szymanski-PT-b10-CTLFireability-07 782540 m, 1206 m/sec, 4627345 t fired, .
Time elapsed: 2281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 610/641 5/32 Szymanski-PT-b10-CTLFireability-07 788510 m, 1194 m/sec, 4672774 t fired, .
Time elapsed: 2286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 615/641 5/32 Szymanski-PT-b10-CTLFireability-07 794445 m, 1187 m/sec, 4725178 t fired, .
Time elapsed: 2291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 620/641 5/32 Szymanski-PT-b10-CTLFireability-07 800373 m, 1185 m/sec, 4768783 t fired, .
Time elapsed: 2296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 625/641 5/32 Szymanski-PT-b10-CTLFireability-07 806309 m, 1187 m/sec, 4817401 t fired, .
Time elapsed: 2301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 630/641 5/32 Szymanski-PT-b10-CTLFireability-07 812261 m, 1190 m/sec, 4864063 t fired, .
Time elapsed: 2306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 635/641 5/32 Szymanski-PT-b10-CTLFireability-07 818278 m, 1203 m/sec, 4907412 t fired, .
Time elapsed: 2311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 640/641 5/32 Szymanski-PT-b10-CTLFireability-07 824795 m, 1303 m/sec, 4960694 t fired, .
Time elapsed: 2316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 30 (type EXCL) for Szymanski-PT-b10-CTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 0 0 1 1 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 67 (type EXCL) for 66 Szymanski-PT-b10-CTLFireability-14
lola: time limit : 639 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:738
lola: rewrite Frontend/Parser/formula_rewrite.k:694
lola: LAUNCH task # 30 (type EXCL) for 29 Szymanski-PT-b10-CTLFireability-07
lola: time limit : 1279 sec
lola: memory limit: 5 pages
lola: FINISHED task # 67 (type EXCL) for Szymanski-PT-b10-CTLFireability-14
lola: result : true
lola: markings : 33
lola: fired transitions : 34
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-14: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 5/639 1/5 Szymanski-PT-b10-CTLFireability-07 4830 m, -163993 m/sec, 7767 t fired, .
Time elapsed: 2326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-14: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 10/639 1/5 Szymanski-PT-b10-CTLFireability-07 9769 m, 987 m/sec, 16181 t fired, .
Time elapsed: 2331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-14: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 15/639 1/5 Szymanski-PT-b10-CTLFireability-07 14865 m, 1019 m/sec, 24925 t fired, .
Time elapsed: 2336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-14: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 20/639 1/5 Szymanski-PT-b10-CTLFireability-07 21365 m, 1300 m/sec, 51102 t fired, .
Time elapsed: 2341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-14: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 25/639 1/5 Szymanski-PT-b10-CTLFireability-07 28294 m, 1385 m/sec, 89083 t fired, .
Time elapsed: 2346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-14: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 30/639 1/5 Szymanski-PT-b10-CTLFireability-07 35140 m, 1369 m/sec, 132309 t fired, .
Time elapsed: 2351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-14: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 35/639 1/5 Szymanski-PT-b10-CTLFireability-07 41532 m, 1278 m/sec, 170448 t fired, .
Time elapsed: 2356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
Szymanski-PT-b10-CTLFireability-13: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-14: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
Szymanski-PT-b10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-b10-CTLFireability-07: EU 0 0 1 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 EU EXCL 40/639 1/5 Szymanski-PT-b10-CTLFireability-07 48234 m, 1340 m/sec, 212864 t fired, .
Time elapsed: 2361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b10-CTLFireability-00: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-04: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-06: CTL true CTL model checker
Szymanski-PT-b10-CTLFireability-09: CTL false CTL model checker
Szymanski-PT-b10-CTLFireability-10: CONJ false findpath
Szymanski-PT-b10-CTLFireability-12: EFAG true tscc_search
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Szymanski-PT-b10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is Szymanski-PT-b10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r486-tall-167912701300482"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Szymanski-PT-b10.tgz
mv Szymanski-PT-b10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;