fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r457-smll-167912648900125
Last Updated
May 14, 2023

About the Execution of LTSMin+red for SmallOperatingSystem-PT-MT4096DC1024

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
408.415 7355.00 11007.00 363.30 4096 1024 4096 4096 1024 4096 4096 4096 1024 2048 1024 4096 4096 4096 2048 1024 normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r457-smll-167912648900125.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool ltsminxred
Input is SmallOperatingSystem-PT-MT4096DC1024, examination is UpperBounds
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r457-smll-167912648900125
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 464K
-rw-r--r-- 1 mcc users 8.8K Feb 25 12:51 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Feb 25 12:51 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.6K Feb 25 12:50 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 25 12:50 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 4.7K Feb 25 17:08 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 17:08 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Feb 25 17:08 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 17:08 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.5K Feb 25 12:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 74K Feb 25 12:51 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 25 12:51 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 97K Feb 25 12:51 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 17:08 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Feb 25 17:08 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 13 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 8.1K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of positive values
NUM_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-00
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-01
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-02
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-03
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-04
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-05
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-06
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-07
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-08
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-09
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-10
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-11
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-12
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-13
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-14
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-15

=== Now, execution of the tool begins

BK_START 1679286730763

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=UpperBounds
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SmallOperatingSystem-PT-MT4096DC1024
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202303021504
[2023-03-20 04:32:13] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, UpperBounds, -timeout, 360, -rebuildPNML]
[2023-03-20 04:32:13] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-20 04:32:13] [INFO ] Load time of PNML (sax parser for PT used): 29 ms
[2023-03-20 04:32:13] [INFO ] Transformed 9 places.
[2023-03-20 04:32:13] [INFO ] Transformed 8 transitions.
[2023-03-20 04:32:13] [INFO ] Parsed PT model containing 9 places and 8 transitions and 27 arcs in 125 ms.
Parsed 16 properties from file /home/mcc/execution/UpperBounds.xml in 8 ms.
// Phase 1: matrix 8 rows 9 cols
[2023-03-20 04:32:13] [INFO ] Computed 4 place invariants in 5 ms
FORMULA SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-15 1024 TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-11 4096 TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-09 2048 TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-08 1024 TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-07 4096 TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-05 4096 TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-03 4096 TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-02 4096 TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-01 1024 TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-00 4096 TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10252 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=932 ) properties (out of 6) seen :3072
FORMULA SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-04 1024 TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 5) seen :742
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=769 ) properties (out of 5) seen :85
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 5) seen :742
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=1000 ) properties (out of 5) seen :100
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=909 ) properties (out of 5) seen :248
[2023-03-20 04:32:13] [INFO ] Invariant cache hit.
[2023-03-20 04:32:14] [INFO ] [Real]Absence check using 4 positive place invariants in 7 ms returned sat
[2023-03-20 04:32:14] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-20 04:32:14] [INFO ] [Real]Absence check using state equation in 15 ms returned sat
[2023-03-20 04:32:14] [INFO ] Computed and/alt/rep : 7/10/7 causal constraints (skipped 0 transitions) in 4 ms.
[2023-03-20 04:32:14] [INFO ] Solution in real domain found non-integer solution.
[2023-03-20 04:32:14] [INFO ] [Nat]Absence check using 4 positive place invariants in 2 ms returned sat
[2023-03-20 04:32:14] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-20 04:32:14] [INFO ] [Nat]Absence check using state equation in 8 ms returned sat
[2023-03-20 04:32:14] [INFO ] Computed and/alt/rep : 7/10/7 causal constraints (skipped 0 transitions) in 2 ms.
[2023-03-20 04:32:14] [INFO ] Added : 1 causal constraints over 1 iterations in 10 ms. Result :sat
Minimization took 6 ms.
[2023-03-20 04:32:14] [INFO ] [Real]Absence check using 4 positive place invariants in 5 ms returned sat
[2023-03-20 04:32:14] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-20 04:32:14] [INFO ] [Real]Absence check using state equation in 10 ms returned sat
[2023-03-20 04:32:14] [INFO ] Computed and/alt/rep : 7/10/7 causal constraints (skipped 0 transitions) in 4 ms.
[2023-03-20 04:32:14] [INFO ] Solution in real domain found non-integer solution.
[2023-03-20 04:32:14] [INFO ] [Nat]Absence check using 4 positive place invariants in 2 ms returned sat
[2023-03-20 04:32:14] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-20 04:32:14] [INFO ] [Nat]Absence check using state equation in 8 ms returned sat
[2023-03-20 04:32:14] [INFO ] Computed and/alt/rep : 7/10/7 causal constraints (skipped 0 transitions) in 4 ms.
[2023-03-20 04:32:14] [INFO ] Added : 6 causal constraints over 2 iterations in 21 ms. Result :sat
Minimization took 17 ms.
[2023-03-20 04:32:14] [INFO ] [Real]Absence check using 4 positive place invariants in 2 ms returned sat
[2023-03-20 04:32:14] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-20 04:32:14] [INFO ] [Real]Absence check using state equation in 7 ms returned sat
[2023-03-20 04:32:14] [INFO ] Computed and/alt/rep : 7/10/7 causal constraints (skipped 0 transitions) in 5 ms.
[2023-03-20 04:32:14] [INFO ] Solution in real domain found non-integer solution.
[2023-03-20 04:32:14] [INFO ] [Nat]Absence check using 4 positive place invariants in 2 ms returned sat
[2023-03-20 04:32:14] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-20 04:32:14] [INFO ] [Nat]Absence check using state equation in 8 ms returned sat
[2023-03-20 04:32:14] [INFO ] Computed and/alt/rep : 7/10/7 causal constraints (skipped 0 transitions) in 2 ms.
[2023-03-20 04:32:14] [INFO ] Added : 1 causal constraints over 1 iterations in 9 ms. Result :sat
Minimization took 10 ms.
[2023-03-20 04:32:14] [INFO ] [Real]Absence check using 4 positive place invariants in 2 ms returned sat
[2023-03-20 04:32:14] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-20 04:32:14] [INFO ] [Real]Absence check using state equation in 9 ms returned sat
[2023-03-20 04:32:14] [INFO ] Computed and/alt/rep : 7/10/7 causal constraints (skipped 0 transitions) in 3 ms.
[2023-03-20 04:32:14] [INFO ] Solution in real domain found non-integer solution.
[2023-03-20 04:32:14] [INFO ] [Nat]Absence check using 4 positive place invariants in 2 ms returned sat
[2023-03-20 04:32:14] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-20 04:32:14] [INFO ] [Nat]Absence check using state equation in 13 ms returned sat
[2023-03-20 04:32:14] [INFO ] Computed and/alt/rep : 7/10/7 causal constraints (skipped 0 transitions) in 3 ms.
[2023-03-20 04:32:14] [INFO ] Added : 6 causal constraints over 2 iterations in 30 ms. Result :sat
Minimization took 5 ms.
[2023-03-20 04:32:14] [INFO ] [Real]Absence check using 4 positive place invariants in 2 ms returned sat
[2023-03-20 04:32:14] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-20 04:32:14] [INFO ] [Real]Absence check using state equation in 9 ms returned sat
[2023-03-20 04:32:14] [INFO ] Computed and/alt/rep : 7/10/7 causal constraints (skipped 0 transitions) in 1 ms.
[2023-03-20 04:32:14] [INFO ] Solution in real domain found non-integer solution.
[2023-03-20 04:32:14] [INFO ] [Nat]Absence check using 4 positive place invariants in 2 ms returned sat
[2023-03-20 04:32:14] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-20 04:32:14] [INFO ] [Nat]Absence check using state equation in 7 ms returned sat
[2023-03-20 04:32:14] [INFO ] Computed and/alt/rep : 7/10/7 causal constraints (skipped 0 transitions) in 16 ms.
[2023-03-20 04:32:14] [INFO ] Added : 6 causal constraints over 3 iterations in 42 ms. Result :sat
Minimization took 5 ms.
Current structural bounds on expressions (after SMT) : [4096, 1024, 4096, 4096, 2048] Max seen :[1024, 68, 1024, 85, 246]
FORMULA SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-14 2048 TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-13 4096 TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-12 4096 TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-06 4096 TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT4096DC1024-UpperBounds-10 1024 TECHNIQUES TOPOLOGICAL PARIKH_WALK
All properties solved without resorting to model-checking.
Total runtime 3719 ms.
ITS solved all properties within timeout

BK_STOP 1679286738118

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination UpperBounds -timeout 360 -rebuildPNML

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmallOperatingSystem-PT-MT4096DC1024"
export BK_EXAMINATION="UpperBounds"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool ltsminxred"
echo " Input is SmallOperatingSystem-PT-MT4096DC1024, examination is UpperBounds"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r457-smll-167912648900125"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SmallOperatingSystem-PT-MT4096DC1024.tgz
mv SmallOperatingSystem-PT-MT4096DC1024 execution
cd execution
if [ "UpperBounds" = "ReachabilityDeadlock" ] || [ "UpperBounds" = "UpperBounds" ] || [ "UpperBounds" = "QuasiLiveness" ] || [ "UpperBounds" = "StableMarking" ] || [ "UpperBounds" = "Liveness" ] || [ "UpperBounds" = "OneSafe" ] || [ "UpperBounds" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "UpperBounds" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "UpperBounds" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "UpperBounds.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property UpperBounds.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "UpperBounds.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' UpperBounds.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "UpperBounds" = "ReachabilityDeadlock" ] || [ "UpperBounds" = "QuasiLiveness" ] || [ "UpperBounds" = "StableMarking" ] || [ "UpperBounds" = "Liveness" ] || [ "UpperBounds" = "OneSafe" ] ; then
echo "FORMULA_NAME UpperBounds"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;