MCC'2023- Execution of r455-smll-167912647500506

About the Execution of LoLa+red for StigmergyCommit-PT-09a

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
6712.632	1077248.00	1674014.00	4461.70	TF?TF?TF???TFF?T	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r455-sm
Waiting for the VM to be ready (probing
.........................................
===================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is StigmergyCommit-PT-09a,
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r455-smll-167912647
=========================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 51M
-rw-r--r-- 1 mcc users 6.6K Feb
-rw-r--r-- 1 mcc users 71K Feb
-rw-r--r-- 1 mcc users 5.9K Feb
-rw-r--r-- 1 mcc users 52K Feb
-rw-r--r-- 1 mcc users 3.7K Feb
-rw-r--r-- 1 mcc users 25K Feb
-rw-r--r-- 1 mcc users 2.4K Feb
-rw-r--r-- 1 mcc users 18K Feb
-rw-r--r-- 1 mcc users 8.5K Feb
-rw-r--r-- 1 mcc users 85K Feb
-rw-r--r-- 1 mcc users 11K Feb
-rw-r--r-- 1 mcc users 92K Feb
-rw-r--r-- 1 mcc users 1.7K Feb
-rw-r--r-- 1 mcc users 3.7K Feb
-rw-r--r-- 1 mcc users 6 Mar
-rw-r--r-- 1 mcc users 4 Mar
-rw-r--r-- 1 mcc users 6 Mar
-rw-r--r-- 1 mcc users 51M Mar

--------------------
content from stdout:

=== Data for post analysis generated

The expected result is a vector
BOOL_VECTOR

here is the order used to build
FORMULA_NAME StigmergyCommit-PT-09a-CTLFi
FORMULA_NAME StigmergyCommit-PT-09a-CTLFi
FORMULA_NAME StigmergyCommit-PT-09a-CTLFi
FORMULA_NAME StigmergyCommit-PT-09a-CTLFi
FORMULA_NAME StigmergyCommit-PT-09a-CTLFi
FORMULA_NAME StigmergyCommit-PT-09a-CTLFi
FORMULA_NAME StigmergyCommit-PT-09a-CTLFi
FORMULA_NAME StigmergyCommit-PT-09a-CTLFi
FORMULA_NAME StigmergyCommit-PT-09a-CTLFi
FORMULA_NAME StigmergyCommit-PT-09a-CTLFi
FORMULA_NAME StigmergyCommit-PT-09a-CTLFi
FORMULA_NAME StigmergyCommit-PT-09a-CTLFi
FORMULA_NAME StigmergyCommit-PT-09a-CTLFi
FORMULA_NAME StigmergyCommit-PT-09a-CTLFi
FORMULA_NAME StigmergyCommit-PT-09a-CTLFi
FORMULA_NAME StigmergyCommit-PT-09a-CTLFi

=== Now, execution of the tool begins

BK_START 1679274518540

bash -c /home/mcc/BenchKit/BenchKit_head.sh
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=StigmergyCommit-PT-09a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-20 01:08:42] [INFO ]
[2023-03-20 01:08:42] [INFO ]
[2023-03-20 01:08:45] [INFO ]
[2023-03-20 01:08:46] [INFO ]
[2023-03-20 01:08:46] [INFO ]
[2023-03-20 01:08:46] [INFO ]
[2023-03-20 01:08:46] [INFO ]
Parsed 16 properties from file /home/mcc/
Ensure Unique test removed 47924
Reduce redundant transitions removed
Support contains 11 out of 364 places.
Starting structural reductions in
Discarding 79 places :
Symmetric choice reduction at 0
Iterating global reduction 0 with
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed
Iterating post reduction 0 with
Discarding 40 places :
Symmetric choice reduction at 1
Iterating global reduction 1 with
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed
Iterating post reduction 1 with
Discarding 10 places :
Symmetric choice reduction at 2
Iterating global reduction 2 with
Discarding 10 places :
Symmetric choice reduction at 2
Iterating global reduction 2 with
Discarding 10 places :
Symmetric choice reduction at 2
Iterating global reduction 2 with
Discarding 10 places :
Symmetric choice reduction at 2
Iterating global reduction 2 with
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed
Iterating post reduction 2 with
Applied a total of 348 rules in
[2023-03-20 01:08:48] [INFO ]
// Phase 1: matrix 2301 rows 205 cols
[2023-03-20 01:08:48] [INFO ]
[2023-03-20 01:08:48] [INFO ]
[2023-03-20 01:08:48] [INFO ]
[2023-03-20 01:08:48] [INFO ]
[2023-03-20 01:08:49] [INFO ]
[2023-03-20 01:08:50] [INFO ]
Implicit Place search using SMT
[2023-03-20 01:08:50] [INFO ]
[2023-03-20 01:08:50] [INFO ]
[2023-03-20 01:08:53] [INFO ]
Starting structural reductions in
Finished structural reductions in
Support contains 11 out of 205 places
[2023-03-20 01:08:54] [INFO ]
[2023-03-20 01:08:55] [INFO ]
[2023-03-20 01:08:55] [INFO ]
Incomplete random walk after 10000
Incomplete Best-First random walk after 10001
Incomplete Best-First random walk after 10000
Incomplete Best-First random walk after 10001
Running SMT prover for 3 properties.
[2023-03-20 01:08:57] [INFO ]
[2023-03-20 01:08:57] [INFO ]
[2023-03-20 01:08:58] [INFO ]
[2023-03-20 01:08:58] [INFO ]
[2023-03-20 01:08:58] [INFO ]
Fused 3 Parikh solutions to 0 different
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 3 atomic
[2023-03-20 01:08:58] [INFO ]
[2023-03-20 01:08:59] [INFO ]
[2023-03-20 01:08:59] [INFO ]
Computed a total of 62 stabilizing
Starting structural reductions in
Reduce places removed 1 places and
Reduce places removed 1 places and
Drop transitions removed 100 transitions
Trivial Post-agglo rules discarded
Performed 100 trivial Post agglomeration.
Iterating post reduction 0 with
Reduce places removed 100 places
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded
Performed 10 trivial Post agglomeration.
Iterating post reduction 1 with
Reduce places removed 10 places
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed
Iterating post reduction 2 with
Performed 11 Pre agglomeration using
Pre-agglomeration after 3 with 11
Deduced a syphon composed of 11
Reduce places removed 11 places
Iterating global reduction 3 with
Discarding 19 places :
Symmetric choice reduction at 3
Iterating global reduction 3 with
Ensure Unique test removed 511 transition
Reduce isomorphic transitions removed
Iterating post reduction 3 with
Performed 9 Pre agglomeration using
Pre-agglomeration after 4 with 9
Deduced a syphon composed of 9 places
Reduce places removed 9 places and
Iterating global reduction 4 with
Discarding 1 places :
Symmetric choice reduction at 4
Iterating global reduction 4 with
Ensure Unique test removed 512 transition
Reduce isomorphic transitions removed
Iterating post reduction 4 with
Performed 1 Post agglomeration using
Deduced a syphon composed of 1 places
Reduce places removed 1 places and
Iterating global reduction 5 with
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed
Iterating post reduction 5 with
Drop transitions removed 10 transitions
Redundant transition composition
Iterating global reduction 6 with
Performed 10 Post agglomeration
Deduced a syphon composed of 10
Reduce places removed 10 places
Iterating global reduction 6 with
Reduce places removed 1 places and
Iterating global reduction 6 with
Applied a total of 1387 rules in
Finished structural reductions in
[2023-03-20 01:09:01] [INFO ]
[2023-03-20 01:09:01] [INFO ]
[2023-03-20 01:09:01] [INFO ]
Starting structural reductions in
Reduce places removed 1 places and
Reduce places removed 1 places and
Drop transitions removed 100 transitions
Trivial Post-agglo rules discarded
Performed 100 trivial Post agglomeration.
Iterating post reduction 0 with
Reduce places removed 100 places
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded
Performed 10 trivial Post agglomeration.
Iterating post reduction 1 with
Reduce places removed 10 places
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed
Iterating post reduction 2 with
Performed 11 Pre agglomeration using
Pre-agglomeration after 3 with 11
Deduced a syphon composed of 11
Reduce places removed 11 places
Iterating global reduction 3 with
Discarding 19 places :
Symmetric choice reduction at 3
Iterating global reduction 3 with
Ensure Unique test removed 511 transition
Reduce isomorphic transitions removed
Iterating post reduction 3 with
Performed 9 Pre agglomeration using
Pre-agglomeration after 4 with 9
Deduced a syphon composed of 9 places
Reduce places removed 9 places and
Iterating global reduction 4 with
Discarding 1 places :
Symmetric choice reduction at 4
Iterating global reduction 4 with
Ensure Unique test removed 512 transition
Reduce isomorphic transitions removed
Iterating post reduction 4 with
Performed 1 Post agglomeration using
Deduced a syphon composed of 1 places
Reduce places removed 1 places and
Iterating global reduction 5 with
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed
Iterating post reduction 5 with
Drop transitions removed 10 transitions
Redundant transition composition
Iterating global reduction 6 with
Performed 10 Post agglomeration
Deduced a syphon composed of 10
Reduce places removed 10 places
Iterating global reduction 6 with
Reduce places removed 1 places and
Iterating global reduction 6 with
Applied a total of 1387 rules in
Finished structural reductions in
[2023-03-20 01:09:02] [INFO ]
[2023-03-20 01:09:02] [INFO ]
[2023-03-20 01:09:03] [INFO ]
Starting structural reductions in
Discarding 1 places :
Symmetric choice reduction at 0
Iterating global reduction 0 with
Discarding 1 places :
Symmetric choice reduction at 0
Iterating global reduction 0 with
Applied a total of 4 rules in 38
Finished structural reductions in
[2023-03-20 01:09:03] [INFO ]
[2023-03-20 01:09:03] [INFO ]
[2023-03-20 01:09:03] [INFO ]
Starting structural reductions in
Reduce places removed 1 places and
Reduce places removed 1 places and
Drop transitions removed 100 transitions
Trivial Post-agglo rules discarded
Performed 100 trivial Post agglomeration.
Iterating post reduction 0 with
Reduce places removed 100 places
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded
Performed 10 trivial Post agglomeration.
Iterating post reduction 1 with
Reduce places removed 10 places
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed
Iterating post reduction 2 with
Performed 11 Pre agglomeration using
Pre-agglomeration after 3 with 11
Deduced a syphon composed of 11
Reduce places removed 11 places
Iterating global reduction 3 with
Discarding 19 places :
Symmetric choice reduction at 3
Iterating global reduction 3 with
Ensure Unique test removed 511 transition
Reduce isomorphic transitions removed
Iterating post reduction 3 with
Performed 9 Pre agglomeration using
Pre-agglomeration after 4 with 9
Deduced a syphon composed of 9 places
Reduce places removed 9 places and
Iterating global reduction 4 with
Discarding 1 places :
Symmetric choice reduction at 4
Iterating global reduction 4 with
Ensure Unique test removed 512 transition
Reduce isomorphic transitions removed
Iterating post reduction 4 with
Performed 1 Post agglomeration using
Deduced a syphon composed of 1 places
Reduce places removed 1 places and
Iterating global reduction 5 with
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed
Iterating post reduction 5 with
Drop transitions removed 10 transitions
Redundant transition composition
Iterating global reduction 6 with
Performed 10 Post agglomeration
Deduced a syphon composed of 10
Reduce places removed 10 places
Iterating global reduction 6 with
Reduce places removed 1 places and
Iterating global reduction 6 with
Applied a total of 1387 rules in
Finished structural reductions in
[2023-03-20 01:09:04] [INFO ]
[2023-03-20 01:09:04] [INFO ]
[2023-03-20 01:09:05] [INFO ]
Starting structural reductions in
Reduce places removed 1 places and
Reduce places removed 1 places and
Drop transitions removed 100 transitions
Trivial Post-agglo rules discarded
Performed 100 trivial Post agglomeration.
Iterating post reduction 0 with
Reduce places removed 100 places
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded
Performed 10 trivial Post agglomeration.
Iterating post reduction 1 with
Reduce places removed 10 places
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed
Iterating post reduction 2 with
Performed 11 Pre agglomeration using
Pre-agglomeration after 3 with 11
Deduced a syphon composed of 11
Reduce places removed 11 places
Iterating global reduction 3 with
Discarding 19 places :
Symmetric choice reduction at 3
Iterating global reduction 3 with
Ensure Unique test removed 511 transition
Reduce isomorphic transitions removed
Iterating post reduction 3 with
Performed 9 Pre agglomeration using
Pre-agglomeration after 4 with 9
Deduced a syphon composed of 9 places
Reduce places removed 9 places and
Iterating global reduction 4 with
Discarding 1 places :
Symmetric choice reduction at 4
Iterating global reduction 4 with
Ensure Unique test removed 512 transition
Reduce isomorphic transitions removed
Iterating post reduction 4 with
Performed 1 Post agglomeration using
Deduced a syphon composed of 1 places
Reduce places removed 1 places and
Iterating global reduction 5 with
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed
Iterating post reduction 5 with
Drop transitions removed 10 transitions
Redundant transition composition
Iterating global reduction 6 with
Performed 10 Post agglomeration
Deduced a syphon composed of 10
Reduce places removed 10 places
Iterating global reduction 6 with
Reduce places removed 1 places and
Iterating global reduction 6 with
Applied a total of 1387 rules in
Finished structural reductions in
[2023-03-20 01:09:06] [INFO ]
[2023-03-20 01:09:06] [INFO ]
[2023-03-20 01:09:06] [INFO ]
Starting structural reductions in
Discarding 1 places :
Symmetric choice reduction at 0
Iterating global reduction 0 with
Discarding 1 places :
Symmetric choice reduction at 0
Iterating global reduction 0 with
Applied a total of 4 rules in 27
Finished structural reductions in
[2023-03-20 01:09:06] [INFO ]
[2023-03-20 01:09:06] [INFO ]
[2023-03-20 01:09:07] [INFO ]
Starting structural reductions in
Applied a total of 0 rules in 8
Finished structural reductions in
[2023-03-20 01:09:07] [INFO ]
[2023-03-20 01:09:07] [INFO ]
[2023-03-20 01:09:07] [INFO ]
Starting structural reductions in
Reduce places removed 1 places and
Reduce places removed 1 places and
Drop transitions removed 100 transitions
Trivial Post-agglo rules discarded
Performed 100 trivial Post agglomeration.
Iterating post reduction 0 with
Reduce places removed 100 places
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded
Performed 10 trivial Post agglomeration.
Iterating post reduction 1 with
Reduce places removed 10 places
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed
Iterating post reduction 2 with
Performed 11 Pre agglomeration using
Pre-agglomeration after 3 with 11
Deduced a syphon composed of 11
Reduce places removed 11 places
Iterating global reduction 3 with
Discarding 19 places :
Symmetric choice reduction at 3
Iterating global reduction 3 with
Ensure Unique test removed 511 transition
Reduce isomorphic transitions removed
Iterating post reduction 3 with
Performed 9 Pre agglomeration using
Pre-agglomeration after 4 with 9
Deduced a syphon composed of 9 places
Reduce places removed 9 places and
Iterating global reduction 4 with
Discarding 1 places :
Symmetric choice reduction at 4
Iterating global reduction 4 with
Ensure Unique test removed 512 transition
Reduce isomorphic transitions removed
Iterating post reduction 4 with
Performed 1 Post agglomeration using
Deduced a syphon composed of 1 places
Reduce places removed 1 places and
Iterating global reduction 5 with
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed
Iterating post reduction 5 with
Drop transitions removed 10 transitions
Redundant transition composition
Iterating global reduction 6 with
Performed 10 Post agglomeration
Deduced a syphon composed of 10
Reduce places removed 10 places
Iterating global reduction 6 with
Reduce places removed 1 places and
Iterating global reduction 6 with
Applied a total of 1387 rules in
Finished structural reductions in
[2023-03-20 01:09:08] [INFO ]
[2023-03-20 01:09:08] [INFO ]
[2023-03-20 01:09:08] [INFO ]
Starting structural reductions in
Discarding 1 places :
Symmetric choice reduction at 0
Iterating global reduction 0 with
Discarding 1 places :
Symmetric choice reduction at 0
Iterating global reduction 0 with
Applied a total of 4 rules in 27
Finished structural reductions in
[2023-03-20 01:09:09] [INFO ]
[2023-03-20 01:09:09] [INFO ]
[2023-03-20 01:09:09] [INFO ]
Starting structural reductions in
Discarding 1 places :
Symmetric choice reduction at 0
Iterating global reduction 0 with
Discarding 1 places :
Symmetric choice reduction at 0
Iterating global reduction 0 with
Applied a total of 4 rules in 28
Finished structural reductions in
[2023-03-20 01:09:09] [INFO ]
[2023-03-20 01:09:09] [INFO ]
[2023-03-20 01:09:10] [INFO ]
Starting structural reductions in
Discarding 1 places :
Symmetric choice reduction at 0
Iterating global reduction 0 with
Discarding 1 places :
Symmetric choice reduction at 0
Iterating global reduction 0 with
Applied a total of 4 rules in 34
Finished structural reductions in
[2023-03-20 01:09:10] [INFO ]
[2023-03-20 01:09:10] [INFO ]
[2023-03-20 01:09:10] [INFO ]
Starting structural reductions in
Discarding 1 places :
Symmetric choice reduction at 0
Iterating global reduction 0 with
Discarding 1 places :
Symmetric choice reduction at 0
Iterating global reduction 0 with
Applied a total of 4 rules in 26
Finished structural reductions in
[2023-03-20 01:09:10] [INFO ]
[2023-03-20 01:09:11] [INFO ]
[2023-03-20 01:09:11] [INFO ]
Starting structural reductions in
Reduce places removed 1 places and
Reduce places removed 1 places and
Drop transitions removed 100 transitions
Trivial Post-agglo rules discarded
Performed 100 trivial Post agglomeration.
Iterating post reduction 0 with
Reduce places removed 100 places
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded
Performed 10 trivial Post agglomeration.
Iterating post reduction 1 with
Reduce places removed 10 places
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed
Iterating post reduction 2 with
Performed 11 Pre agglomeration using
Pre-agglomeration after 3 with 11
Deduced a syphon composed of 11
Reduce places removed 11 places
Iterating global reduction 3 with
Discarding 19 places :
Symmetric choice reduction at 3
Iterating global reduction 3 with
Ensure Unique test removed 511 transition
Reduce isomorphic transitions removed
Iterating post reduction 3 with
Performed 9 Pre agglomeration using
Pre-agglomeration after 4 with 9
Deduced a syphon composed of 9 places
Reduce places removed 9 places and
Iterating global reduction 4 with
Discarding 1 places :
Symmetric choice reduction at 4
Iterating global reduction 4 with
Ensure Unique test removed 512 transition
Reduce isomorphic transitions removed
Iterating post reduction 4 with
Performed 1 Post agglomeration using
Deduced a syphon composed of 1 places
Reduce places removed 1 places and
Iterating global reduction 5 with
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed
Iterating post reduction 5 with
Drop transitions removed 10 transitions
Redundant transition composition
Iterating global reduction 6 with
Performed 10 Post agglomeration
Deduced a syphon composed of 10
Reduce places removed 10 places
Iterating global reduction 6 with
Reduce places removed 1 places and
Iterating global reduction 6 with
Applied a total of 1387 rules in
Finished structural reductions in
[2023-03-20 01:09:12] [INFO ]
[2023-03-20 01:09:12] [INFO ]
[2023-03-20 01:09:12] [INFO ]
Finished random walk after 10 steps,
FORMULA StigmergyCommit-PT-09a-CTLFireability-12
Starting structural reductions
Reduce places removed 1 places and
Reduce places removed 1 places and
Drop transitions removed 100 transitions
Trivial Post-agglo rules discarded
Performed 100 trivial Post agglomeration.
Iterating post reduction 0 with
Reduce places removed 100 places
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded
Performed 10 trivial Post agglomeration.
Iterating post reduction 1 with
Reduce places removed 10 places
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed
Iterating post reduction 2 with
Performed 11 Pre agglomeration using
Pre-agglomeration after 3 with 11
Deduced a syphon composed of 11
Reduce places removed 11 places
Iterating global reduction 3 with
Discarding 19 places :
Symmetric choice reduction at 3
Iterating global reduction 3 with
Ensure Unique test removed 511 transition
Reduce isomorphic transitions removed
Iterating post reduction 3 with
Performed 9 Pre agglomeration using
Pre-agglomeration after 4 with 9
Deduced a syphon composed of 9 places
Reduce places removed 9 places and
Iterating global reduction 4 with
Discarding 1 places :
Symmetric choice reduction at 4
Iterating global reduction 4 with
Ensure Unique test removed 512 transition
Reduce isomorphic transitions removed
Iterating post reduction 4 with
Performed 1 Post agglomeration using
Deduced a syphon composed of 1 places
Reduce places removed 1 places and
Iterating global reduction 5 with
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed
Iterating post reduction 5 with
Drop transitions removed 10 transitions
Redundant transition composition
Iterating global reduction 6 with
Performed 10 Post agglomeration
Deduced a syphon composed of 10
Reduce places removed 10 places
Iterating global reduction 6 with
Reduce places removed 1 places and
Iterating global reduction 6 with
Applied a total of 1387 rules in
Finished structural reductions in
[2023-03-20 01:09:13] [INFO ]
[2023-03-20 01:09:13] [INFO ]
[2023-03-20 01:09:13] [INFO ]
Starting structural reductions in
Discarding 1 places :
Symmetric choice reduction at 0
Iterating global reduction 0 with
Discarding 1 places :
Symmetric choice reduction at 0
Iterating global reduction 0 with
Applied a total of 4 rules in 26
Finished structural reductions in
[2023-03-20 01:09:13] [INFO ]
[2023-03-20 01:09:13] [INFO ]
[2023-03-20 01:09:14] [INFO ]
Starting structural reductions in
Discarding 1 places :
Symmetric choice reduction at 0
Iterating global reduction 0 with
Discarding 1 places :
Symmetric choice reduction at 0
Iterating global reduction 0 with
Applied a total of 4 rules in 26
Finished structural reductions in
[2023-03-20 01:09:14] [INFO ]
[2023-03-20 01:09:14] [INFO ]
[2023-03-20 01:09:14] [INFO ]
[2023-03-20 01:09:14] [INFO ]
[2023-03-20 01:09:15] [INFO ]
[2023-03-20 01:09:15] [INFO ]
[2023-03-20 01:09:15] [INFO ]
Total runtime 32766 ms.
There are residual formulas that
starting LoLA
BK_INPUT StigmergyCommit-PT-09a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//..
current directory: /home/mcc/execution/37
CTLFireability

FORMULA StigmergyCommit-PT-09a-CTLFireability-13

FORMULA StigmergyCommit-PT-09a-CTLFireability-04

FORMULA StigmergyCommit-PT-09a-CTLFireability-03

FORMULA StigmergyCommit-PT-09a-CTLFireability-01

FORMULA StigmergyCommit-PT-09a-CTLFireability-00

FORMULA StigmergyCommit-PT-09a-CTLFireability-06

FORMULA StigmergyCommit-PT-09a-CTLFireability-15

FORMULA StigmergyCommit-PT-09a-CTLFireability-11

FORMULA StigmergyCommit-PT-09a-CTLFireability-07

BK_STOP 1679275595788

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/it
+ PYTHONPATH=/home/mcc/BenchKit/itstools/
+ export LD_LIBRARY_PATH=/home/mcc/BenchK
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itst
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin/
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execut
lola: reading pnml
lola: PNML file contains place/transition
lola: finished parsing
lola: closed net file /home/mcc/executi
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/ex
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: RELEASE
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: RELEASE
lola: Created skeleton in 0.000000
lola: Created skeleton in 0.000000
lola: Created skeleton in 0.000000
lola: Created skeleton in 1.000000
lola: Created skeleton in 0.000000
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: LAUNCH task # 58 (type SKEL/FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type SKEL/EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SKEL/SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type SKEL/SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_r
lola: FINISHED task # 60 (type
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: CANCELED task # 58 (type
lola: CANCELED task # 59 (type
lola: CANCELED task # 61 (type
lola: FINISHED task # 61 (type
lola: result : unknown
lola: time used :
lola: memory pages used :
lola: FINISHED task # 58 (type
lola: result : true
lola: fired transitions :
lola: tried executions :
lola: time used :
lola: memory pages used :
lola: Created skeleton in 0.000000
sara: try reading problem file /home/mcc/
sara: place or transition ordering
lola: Created skeleton in 0.000000
lola: Created skeleton in 0.000000
lola: Rule S: 0 transitions removed,0
sara: warning, failure of lp_solve
lola: Created skeleton in 0.000000
lola: Created skeleton in 0.000000
lola: Created skeleton in 0.000000
lola: Created skeleton in 0.000000
lola: Created skeleton in 0.000000
lola: Created skeleton in 0.000000
lola: Created skeleton in 0.000000
lola: Created skeleton in 0.000000
lola: Created skeleton in 0.000000
lola: Created skeleton in 0.000000
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: LAUNCH task # 49 (type EXCL)
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: FINISHED task # 49 (type
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 15 (type EXCL)
lola: time limit : 210 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: FINISHED task # 15 (type
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: rewrite Frontend/Parser/formula_r
lola: LAUNCH task # 10 (type EXCL)
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: planning for (null) stopped
lola: FINISHED task # 10 (type
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 4 (type EXCL)
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 EG EXCL 0/255

Time elapsed: 18 secs. Pages
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 4 (type
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 1 (type EXCL)
lola: time limit : 275 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: FINISHED task # 1 (type
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 52 (type EXCL)
lola: time limit : 298 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: LAUNCH task # 62 (type FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 62 (type
lola: result : true
lola: tried executions :
lola: time used :
lola: memory pages used :
lola: CANCELED task # 63 (type
lola: CANCELED task # 65 (type
lola: rewrite Frontend/Parser/formula_r
sara: try reading problem file /home/mcc/
sara: place or transition ordering

lola: FINISHED task # 63 (type
lola: result : true
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 4/325

Time elapsed: 23 secs. Pages
# running tasks: 1 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: LAUNCH task # 67 (type FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 70 (type SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_r
lola: rewrite Frontend/Parser/formula_r
lola: FINISHED task # 67 (type
lola: result : true
lola: fired transitions :
lola: tried executions :
lola: time used :
lola: memory pages used :
lola: CANCELED task # 68 (type
lola: CANCELED task # 70 (type
sara: try reading problem file /home/mcc/
sara: place or transition ordering

lola: FINISHED task # 68 (type
lola: result : true
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 9/358

Time elapsed: 28 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 14/358

Time elapsed: 33 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 19/358

Time elapsed: 38 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 24/358

Time elapsed: 43 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 29/358

Time elapsed: 48 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 34/358

Time elapsed: 53 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 39/358

Time elapsed: 58 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 44/358

Time elapsed: 63 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 49/358

Time elapsed: 68 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 54/358

Time elapsed: 73 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 59/358

Time elapsed: 78 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 64/358

Time elapsed: 83 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 69/358

Time elapsed: 88 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 74/358

Time elapsed: 93 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 79/358

Time elapsed: 98 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 84/358

Time elapsed: 103 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 89/358

Time elapsed: 108 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 94/358

Time elapsed: 113 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 99/358

Time elapsed: 118 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 104/358

Time elapsed: 123 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 109/358

Time elapsed: 128 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 114/358

Time elapsed: 133 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 119/358

Time elapsed: 138 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 124/358

Time elapsed: 143 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 129/358

Time elapsed: 148 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 134/358

Time elapsed: 153 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 139/358

Time elapsed: 158 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 144/358

Time elapsed: 163 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 149/358

Time elapsed: 168 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 154/358

Time elapsed: 173 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 159/358

Time elapsed: 178 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 164/358

Time elapsed: 183 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 169/358

Time elapsed: 188 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 174/358

Time elapsed: 193 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 179/358

Time elapsed: 198 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 184/358

Time elapsed: 203 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 189/358

Time elapsed: 208 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
52 CTL EXCL 194/358

Time elapsed: 213 secs. Pages
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 52 (type
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-13:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 218 secs. Pages
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 55 (type EXCL)
lola: time limit : 375 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 46 (type EXCL)
lola: time limit : 422 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 43 (type EXCL)
lola: time limit : 483 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 5/483

Time elapsed: 223 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 10/483

Time elapsed: 228 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 15/483

Time elapsed: 233 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 20/483

Time elapsed: 238 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 25/483

Time elapsed: 243 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 30/483

Time elapsed: 248 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 35/483

Time elapsed: 253 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 40/483

Time elapsed: 258 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 45/483

Time elapsed: 263 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 50/483

Time elapsed: 268 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 55/483

Time elapsed: 273 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 60/483

Time elapsed: 278 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 65/483

Time elapsed: 283 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 70/483

Time elapsed: 288 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 75/483

Time elapsed: 293 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 80/483

Time elapsed: 298 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 85/483

Time elapsed: 303 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 90/483

Time elapsed: 308 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 95/483

Time elapsed: 313 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 100/483

Time elapsed: 318 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 105/483

Time elapsed: 323 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 110/483

Time elapsed: 328 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 115/483

Time elapsed: 333 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 120/483

Time elapsed: 338 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 125/483

Time elapsed: 343 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 130/483

Time elapsed: 348 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 135/483

Time elapsed: 353 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 140/483

Time elapsed: 358 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 145/483

Time elapsed: 363 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 150/483

Time elapsed: 368 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 155/483

Time elapsed: 373 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 160/483

Time elapsed: 378 secs. Pages
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 43 (type
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 383 secs. Pages
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 40 (type EXCL)
lola: time limit : 536 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 5/536

Time elapsed: 388 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 10/536

Time elapsed: 393 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 15/536

Time elapsed: 398 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 21/536

Time elapsed: 404 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 26/536

Time elapsed: 409 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 31/536

Time elapsed: 414 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 36/536

Time elapsed: 419 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 41/536

Time elapsed: 424 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 46/536

Time elapsed: 429 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 51/536

Time elapsed: 434 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 56/536

Time elapsed: 439 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 61/536

Time elapsed: 444 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 66/536

Time elapsed: 449 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 71/536

Time elapsed: 454 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 76/536

Time elapsed: 459 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 81/536

Time elapsed: 464 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 86/536

Time elapsed: 469 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 91/536

Time elapsed: 474 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 96/536

Time elapsed: 479 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 101/536

Time elapsed: 484 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 106/536

Time elapsed: 489 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 111/536

Time elapsed: 494 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 116/536

Time elapsed: 499 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 121/536

Time elapsed: 504 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 126/536

Time elapsed: 509 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 131/536

Time elapsed: 514 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 136/536

Time elapsed: 519 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 141/536

Time elapsed: 524 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 146/536

Time elapsed: 529 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 151/536

Time elapsed: 534 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 156/536

Time elapsed: 539 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 161/536

Time elapsed: 544 secs. Pages
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 40 (type
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 549 secs. Pages
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 37 (type EXCL)
lola: time limit : 610 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 5/610

Time elapsed: 554 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 10/610

Time elapsed: 559 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 15/610

Time elapsed: 564 secs. Pages
# running tasks: 1 of 4 Visible: 15

lola: FINISHED task # 59 (type
lola: result : true
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 20/610

Time elapsed: 569 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 25/610

Time elapsed: 574 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 30/610

Time elapsed: 579 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 35/610

Time elapsed: 584 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 40/610

Time elapsed: 589 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 45/610

Time elapsed: 594 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 50/610

Time elapsed: 599 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 55/610

Time elapsed: 604 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 60/610

Time elapsed: 609 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 65/610

Time elapsed: 614 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 70/610

Time elapsed: 619 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 75/610

Time elapsed: 624 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 80/610

Time elapsed: 629 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 85/610

Time elapsed: 634 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 90/610

Time elapsed: 639 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 95/610

Time elapsed: 644 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 100/610

Time elapsed: 649 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 105/610

Time elapsed: 654 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 110/610

Time elapsed: 659 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 115/610

Time elapsed: 664 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 120/610

Time elapsed: 669 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 125/610

Time elapsed: 674 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 130/610

Time elapsed: 679 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 135/610

Time elapsed: 684 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 140/610

Time elapsed: 689 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 145/610

Time elapsed: 694 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 150/610

Time elapsed: 699 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 155/610

Time elapsed: 704 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 160/610

Time elapsed: 709 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 165/610

Time elapsed: 714 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 170/610

Time elapsed: 719 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 175/610

Time elapsed: 724 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 180/610

Time elapsed: 729 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 185/610

Time elapsed: 734 secs. Pages
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 37 (type
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 739 secs. Pages
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 24 (type EXCL)
lola: time limit : 715 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 5/715

Time elapsed: 744 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 10/715

Time elapsed: 749 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 15/715

Time elapsed: 754 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 20/715

Time elapsed: 759 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 25/715

Time elapsed: 764 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 30/715

Time elapsed: 769 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 35/715

Time elapsed: 774 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 40/715

Time elapsed: 779 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 45/715

Time elapsed: 784 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 50/715

Time elapsed: 789 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 55/715

Time elapsed: 794 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 60/715

Time elapsed: 799 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 65/715

Time elapsed: 804 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 70/715

Time elapsed: 809 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 75/715

Time elapsed: 814 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 80/715

Time elapsed: 819 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 85/715

Time elapsed: 824 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 90/715

Time elapsed: 829 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 95/715

Time elapsed: 834 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 100/715

Time elapsed: 839 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 105/715

Time elapsed: 844 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 110/715

Time elapsed: 849 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 115/715

Time elapsed: 854 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 120/715

Time elapsed: 859 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 125/715

Time elapsed: 864 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 130/715

Time elapsed: 869 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
24 CTL EXCL 135/715

Time elapsed: 874 secs. Pages
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 24 (type
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 879 secs. Pages
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 22 (type EXCL)
lola: time limit : 907 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type
lola: result : false
lola: markings :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 7 (type EXCL)
lola: time limit : 1360 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 5/1360

Time elapsed: 884 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 10/1360

Time elapsed: 889 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 15/1360

Time elapsed: 894 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 20/1360

Time elapsed: 899 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 25/1360

Time elapsed: 904 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 30/1360

Time elapsed: 909 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 35/1360

Time elapsed: 914 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 40/1360

Time elapsed: 919 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 45/1360

Time elapsed: 924 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 50/1360

Time elapsed: 929 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 55/1360

Time elapsed: 934 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 60/1360

Time elapsed: 939 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 65/1360

Time elapsed: 944 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 70/1360

Time elapsed: 949 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 75/1360

Time elapsed: 954 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 80/1360

Time elapsed: 959 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 85/1360

Time elapsed: 964 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 90/1360

Time elapsed: 969 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 95/1360

Time elapsed: 974 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 100/1360

Time elapsed: 979 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 105/1360

Time elapsed: 984 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 110/1360

Time elapsed: 989 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 115/1360

Time elapsed: 994 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 120/1360

Time elapsed: 999 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 125/1360

Time elapsed: 1004 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 130/1360

Time elapsed: 1009 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 135/1360

Time elapsed: 1014 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 140/1360

Time elapsed: 1019 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 145/1360

Time elapsed: 1024 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 150/1360

Time elapsed: 1029 secs. Pages
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 155/1360

Time elapsed: 1034 secs. Pages
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 7 (type
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1039 secs. Pages
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 34 (type EXCL)
lola: time limit : 2561 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: Portfolio finished: no open

FINAL RESULTS
FINISHED FORMULA: CATEGORY
StigmergyCommit-PT-09a-CTLFireability-00:
StigmergyCommit-PT-09a-CTLFireability-01:
StigmergyCommit-PT-09a-CTLFireability-02:
StigmergyCommit-PT-09a-CTLFireability-03:
StigmergyCommit-PT-09a-CTLFireability-04:
StigmergyCommit-PT-09a-CTLFireability-05:
StigmergyCommit-PT-09a-CTLFireability-06:
StigmergyCommit-PT-09a-CTLFireability-07:
StigmergyCommit-PT-09a-CTLFireability-08:
StigmergyCommit-PT-09a-CTLFireability-09:
StigmergyCommit-PT-09a-CTLFireability-10:
StigmergyCommit-PT-09a-CTLFireability-11:
StigmergyCommit-PT-09a-CTLFireability-13:
StigmergyCommit-PT-09a-CTLFireability-14:
StigmergyCommit-PT-09a-CTLFireability-15:

Time elapsed: 1039 secs. Pages
ll-167912647500506.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16 ssh) ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. ================================================== examination is CTLFireability 500506 ============================ 26 10:57 CTLCardinality.txt 26 10:57 CTLCardinality.xml 26 10:54 CTLFireability.txt 26 10:54 CTLFireability.xml 25 17:12 LTLCardinality.txt 25 17:12 LTLCardinality.xml 25 17:12 LTLFireability.txt 25 17:12 LTLFireability.xml 26 11:02 ReachabilityCardinality.txt 26 11:02 ReachabilityCardinality.xml 26 11:00 ReachabilityFireability.txt 26 11:00 ReachabilityFireability.xml 25 17:12 UpperBounds.txt 25 17:12 UpperBounds.xml 5 18:23 equiv_col 5 18:23 instance 5 18:23 iscolored 5 18:23 model.pnml by BenchKit (invocation template) of booleans the result vector(from text file) reability-00 reability-01 reability-02 reability-03 reability-04 reability-05 reability-06 reability-07 reability-08 reability-09 reability-10 reability-11 reability-12 reability-13 reability-14 reability-15 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML] Parsing pnml file : /home/mcc/execution/model.pnml Load time of PNML (sax parser for PT used): 3314 ms Transformed 364 places. Transformed 50444 transitions. Found NUPN structural information; Parsed PT model containing 364 places and 50444 transitions and 999956 arcs in 4079 ms. execution/CTLFireability.xml in 33 ms. transitions 47924 transitions. Attempting structural reductions. LTL mode, iteration 0 : 364/364 places, 2520/2520 transitions. with 79 rule applications. Total rules 79 place count 285 transition count 2432 79 rules applied. Total rules applied 158 place count 285 transition count 2432 10 transitions. 10 rules applied. Total rules applied 168 place count 285 transition count 2422 with 40 rule applications. Total rules 208 place count 245 transition count 2373 40 rules applied. Total rules applied 248 place count 245 transition count 2373 10 transitions. 10 rules applied. Total rules applied 258 place count 245 transition count 2363 with 10 rule applications. Total rules 268 place count 235 transition count 2353 10 rules applied. Total rules applied 278 place count 235 transition count 2353 with 10 rule applications. Total rules 288 place count 225 transition count 2343 10 rules applied. Total rules applied 298 place count 225 transition count 2343 with 10 rule applications. Total rules 308 place count 215 transition count 2333 10 rules applied. Total rules applied 318 place count 215 transition count 2333 with 10 rule applications. Total rules 328 place count 205 transition count 2323 10 rules applied. Total rules applied 338 place count 205 transition count 2323 10 transitions. 10 rules applied. Total rules applied 348 place count 205 transition count 2313 269 ms. Remains 205 /364 variables (removed 159) and now considering 2313/2520 (removed 207) transitions. Flow matrix only has 2301 transitions (discarded 12 similar events) Computed 2 place invariants in 78 ms Implicit Places using invariants in 545 ms returned [] Flow matrix only has 2301 transitions (discarded 12 similar events) Invariant cache hit. State equation strengthened by 2135 read => feed constraints. Implicit Places using invariants and state equation in 2110 ms returned [] with State Equation took 2713 ms to find 0 implicit places. Flow matrix only has 2301 transitions (discarded 12 similar events) Invariant cache hit. Dead Transitions using invariants and state equation in 2606 ms found 0 transitions. LTL mode, iteration 1 : 205/364 places, 2313/2520 transitions. LTL mode , in 1 iterations and 5593 ms. Remains : 205/364 places, 2313/2520 transitions. after structural reductions. Flatten gal took : 573 ms Flatten gal took : 300 ms Input system was already deterministic with 2313 transitions. steps, including 2 resets, run finished after 1819 ms. (steps per millisecond=5 ) properties (out of 18) seen :15 steps, including 3 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 3) seen :0 steps, including 3 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 3) seen :0 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 3) seen :0 Flow matrix only has 2301 transitions (discarded 12 similar events) Invariant cache hit. After 262ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:2 [Nat]Absence check using 2 positive place invariants in 2 ms returned sat After 105ms SMT Verify possible using all constraints in natural domain returned unsat :3 sat :0 solutions. propositions for a total of 16 simplifications. Flatten gal took : 183 ms Flatten gal took : 210 ms Input system was already deterministic with 2313 transitions. places and 61 stable transitions SI_CTL mode, iteration 0 : 205/205 places, 2313/2313 transitions. 1 transitions. 0 transitions. 100 transitions Transition count delta: 100 101 rules applied. Total rules applied 101 place count 203 transition count 2212 and 0 transitions. 19 transitions. 10 transitions Transition count delta: 10 129 rules applied. Total rules applied 230 place count 103 transition count 2183 and 0 transitions. 10 transitions. 20 rules applied. Total rules applied 250 place count 93 transition count 2173 Quasi-Persistent + Divergent Free condition.. Pre rules applied. Total rules applied 250 place count 93 transition count 2162 places in 3 ms and 0 transitions. 22 rules applied. Total rules applied 272 place count 82 transition count 2162 with 19 rule applications. Total rules 291 place count 63 transition count 2142 19 rules applied. Total rules applied 310 place count 63 transition count 2142 s 511 transitions. 511 rules applied. Total rules applied 821 place count 63 transition count 1631 Quasi-Persistent + Divergent Free condition.. Pre rules applied. Total rules applied 821 place count 63 transition count 1622 in 2 ms 0 transitions. 18 rules applied. Total rules applied 839 place count 54 transition count 1622 with 1 rule applications. Total rules 840 place count 53 transition count 1620 1 rules applied. Total rules applied 841 place count 53 transition count 1620 s 512 transitions. 512 rules applied. Total rules applied 1353 place count 53 transition count 1108 F-continuation condition.Transition count delta: 1 in 1 ms 0 transitions. 2 rules applied. Total rules applied 1355 place count 52 transition count 1107 1 transitions. 1 rules applied. Total rules applied 1356 place count 52 transition count 1106 rules discarded 10 transitions 10 rules applied. Total rules applied 1366 place count 52 transition count 1096 using F-continuation condition.Transition count delta: 10 places in 1 ms and 0 transitions. 20 rules applied. Total rules applied 1386 place count 42 transition count 1086 1 transitions. 1 rules applied. Total rules applied 1387 place count 41 transition count 1085 1894 ms. Remains 41 /205 variables (removed 164) and now considering 1085/2313 (removed 1228) transitions. SI_CTL mode , in 1 iterations and 1895 ms. Remains : 41/205 places, 1085/2313 transitions. Flatten gal took : 66 ms Flatten gal took : 74 ms Input system was already deterministic with 1085 transitions. SI_CTL mode, iteration 0 : 205/205 places, 2313/2313 transitions. 1 transitions. 0 transitions. 100 transitions Transition count delta: 100 101 rules applied. Total rules applied 101 place count 203 transition count 2212 and 0 transitions. 19 transitions. 10 transitions Transition count delta: 10 129 rules applied. Total rules applied 230 place count 103 transition count 2183 and 0 transitions. 10 transitions. 20 rules applied. Total rules applied 250 place count 93 transition count 2173 Quasi-Persistent + Divergent Free condition.. Pre rules applied. Total rules applied 250 place count 93 transition count 2162 places in 1 ms and 0 transitions. 22 rules applied. Total rules applied 272 place count 82 transition count 2162 with 19 rule applications. Total rules 291 place count 63 transition count 2142 19 rules applied. Total rules applied 310 place count 63 transition count 2142 s 511 transitions. 511 rules applied. Total rules applied 821 place count 63 transition count 1631 Quasi-Persistent + Divergent Free condition.. Pre rules applied. Total rules applied 821 place count 63 transition count 1622 in 1 ms 0 transitions. 18 rules applied. Total rules applied 839 place count 54 transition count 1622 with 1 rule applications. Total rules 840 place count 53 transition count 1620 1 rules applied. Total rules applied 841 place count 53 transition count 1620 s 512 transitions. 512 rules applied. Total rules applied 1353 place count 53 transition count 1108 F-continuation condition.Transition count delta: 1 in 1 ms 0 transitions. 2 rules applied. Total rules applied 1355 place count 52 transition count 1107 1 transitions. 1 rules applied. Total rules applied 1356 place count 52 transition count 1106 rules discarded 10 transitions 10 rules applied. Total rules applied 1366 place count 52 transition count 1096 using F-continuation condition.Transition count delta: 10 places in 1 ms and 0 transitions. 20 rules applied. Total rules applied 1386 place count 42 transition count 1086 1 transitions. 1 rules applied. Total rules applied 1387 place count 41 transition count 1085 1113 ms. Remains 41 /205 variables (removed 164) and now considering 1085/2313 (removed 1228) transitions. SI_CTL mode , in 1 iterations and 1114 ms. Remains : 41/205 places, 1085/2313 transitions. Flatten gal took : 72 ms Flatten gal took : 79 ms Input system was already deterministic with 1085 transitions. LTL mode, iteration 0 : 205/205 places, 2313/2313 transitions. with 1 rule applications. Total rules 1 place count 204 transition count 2311 1 rules applied. Total rules applied 2 place count 204 transition count 2311 with 1 rule applications. Total rules 3 place count 203 transition count 2309 1 rules applied. Total rules applied 4 place count 203 transition count 2309 ms. Remains 203 /205 variables (removed 2) and now considering 2309/2313 (removed 4) transitions. LTL mode , in 1 iterations and 40 ms. Remains : 203/205 places, 2309/2313 transitions. Flatten gal took : 131 ms Flatten gal took : 169 ms Input system was already deterministic with 2309 transitions. SI_CTL mode, iteration 0 : 205/205 places, 2313/2313 transitions. 1 transitions. 0 transitions. 100 transitions Transition count delta: 100 101 rules applied. Total rules applied 101 place count 203 transition count 2212 and 0 transitions. 19 transitions. 10 transitions Transition count delta: 10 129 rules applied. Total rules applied 230 place count 103 transition count 2183 and 0 transitions. 10 transitions. 20 rules applied. Total rules applied 250 place count 93 transition count 2173 Quasi-Persistent + Divergent Free condition.. Pre rules applied. Total rules applied 250 place count 93 transition count 2162 places in 1 ms and 0 transitions. 22 rules applied. Total rules applied 272 place count 82 transition count 2162 with 19 rule applications. Total rules 291 place count 63 transition count 2142 19 rules applied. Total rules applied 310 place count 63 transition count 2142 s 511 transitions. 511 rules applied. Total rules applied 821 place count 63 transition count 1631 Quasi-Persistent + Divergent Free condition.. Pre rules applied. Total rules applied 821 place count 63 transition count 1622 in 1 ms 0 transitions. 18 rules applied. Total rules applied 839 place count 54 transition count 1622 with 1 rule applications. Total rules 840 place count 53 transition count 1620 1 rules applied. Total rules applied 841 place count 53 transition count 1620 s 512 transitions. 512 rules applied. Total rules applied 1353 place count 53 transition count 1108 F-continuation condition.Transition count delta: 1 in 0 ms 0 transitions. 2 rules applied. Total rules applied 1355 place count 52 transition count 1107 1 transitions. 1 rules applied. Total rules applied 1356 place count 52 transition count 1106 rules discarded 10 transitions 10 rules applied. Total rules applied 1366 place count 52 transition count 1096 using F-continuation condition.Transition count delta: 10 places in 0 ms and 0 transitions. 20 rules applied. Total rules applied 1386 place count 42 transition count 1086 1 transitions. 1 rules applied. Total rules applied 1387 place count 41 transition count 1085 1021 ms. Remains 41 /205 variables (removed 164) and now considering 1085/2313 (removed 1228) transitions. SI_CTL mode , in 1 iterations and 1022 ms. Remains : 41/205 places, 1085/2313 transitions. Flatten gal took : 63 ms Flatten gal took : 71 ms Input system was already deterministic with 1085 transitions. SI_CTL mode, iteration 0 : 205/205 places, 2313/2313 transitions. 1 transitions. 0 transitions. 100 transitions Transition count delta: 100 101 rules applied. Total rules applied 101 place count 203 transition count 2212 and 0 transitions. 19 transitions. 10 transitions Transition count delta: 10 129 rules applied. Total rules applied 230 place count 103 transition count 2183 and 0 transitions. 10 transitions. 20 rules applied. Total rules applied 250 place count 93 transition count 2173 Quasi-Persistent + Divergent Free condition.. Pre rules applied. Total rules applied 250 place count 93 transition count 2162 places in 1 ms and 0 transitions. 22 rules applied. Total rules applied 272 place count 82 transition count 2162 with 19 rule applications. Total rules 291 place count 63 transition count 2142 19 rules applied. Total rules applied 310 place count 63 transition count 2142 s 511 transitions. 511 rules applied. Total rules applied 821 place count 63 transition count 1631 Quasi-Persistent + Divergent Free condition.. Pre rules applied. Total rules applied 821 place count 63 transition count 1622 in 0 ms 0 transitions. 18 rules applied. Total rules applied 839 place count 54 transition count 1622 with 1 rule applications. Total rules 840 place count 53 transition count 1620 1 rules applied. Total rules applied 841 place count 53 transition count 1620 s 512 transitions. 512 rules applied. Total rules applied 1353 place count 53 transition count 1108 F-continuation condition.Transition count delta: 1 in 1 ms 0 transitions. 2 rules applied. Total rules applied 1355 place count 52 transition count 1107 1 transitions. 1 rules applied. Total rules applied 1356 place count 52 transition count 1106 rules discarded 10 transitions 10 rules applied. Total rules applied 1366 place count 52 transition count 1096 using F-continuation condition.Transition count delta: 10 places in 1 ms and 0 transitions. 20 rules applied. Total rules applied 1386 place count 42 transition count 1086 1 transitions. 1 rules applied. Total rules applied 1387 place count 41 transition count 1085 1085 ms. Remains 41 /205 variables (removed 164) and now considering 1085/2313 (removed 1228) transitions. SI_CTL mode , in 1 iterations and 1087 ms. Remains : 41/205 places, 1085/2313 transitions. Flatten gal took : 72 ms Flatten gal took : 80 ms Input system was already deterministic with 1085 transitions. LTL mode, iteration 0 : 205/205 places, 2313/2313 transitions. with 1 rule applications. Total rules 1 place count 204 transition count 2311 1 rules applied. Total rules applied 2 place count 204 transition count 2311 with 1 rule applications. Total rules 3 place count 203 transition count 2309 1 rules applied. Total rules applied 4 place count 203 transition count 2309 ms. Remains 203 /205 variables (removed 2) and now considering 2309/2313 (removed 4) transitions. LTL mode , in 1 iterations and 28 ms. Remains : 203/205 places, 2309/2313 transitions. Flatten gal took : 123 ms Flatten gal took : 137 ms Input system was already deterministic with 2309 transitions. LTL mode, iteration 0 : 205/205 places, 2313/2313 transitions. ms. Remains 205 /205 variables (removed 0) and now considering 2313/2313 (removed 0) transitions. LTL mode , in 1 iterations and 9 ms. Remains : 205/205 places, 2313/2313 transitions. Flatten gal took : 122 ms Flatten gal took : 137 ms Input system was already deterministic with 2313 transitions. SI_CTL mode, iteration 0 : 205/205 places, 2313/2313 transitions. 1 transitions. 0 transitions. 100 transitions Transition count delta: 100 101 rules applied. Total rules applied 101 place count 203 transition count 2212 and 0 transitions. 19 transitions. 10 transitions Transition count delta: 10 129 rules applied. Total rules applied 230 place count 103 transition count 2183 and 0 transitions. 10 transitions. 20 rules applied. Total rules applied 250 place count 93 transition count 2173 Quasi-Persistent + Divergent Free condition.. Pre rules applied. Total rules applied 250 place count 93 transition count 2162 places in 1 ms and 0 transitions. 22 rules applied. Total rules applied 272 place count 82 transition count 2162 with 19 rule applications. Total rules 291 place count 63 transition count 2142 19 rules applied. Total rules applied 310 place count 63 transition count 2142 s 511 transitions. 511 rules applied. Total rules applied 821 place count 63 transition count 1631 Quasi-Persistent + Divergent Free condition.. Pre rules applied. Total rules applied 821 place count 63 transition count 1622 in 0 ms 0 transitions. 18 rules applied. Total rules applied 839 place count 54 transition count 1622 with 1 rule applications. Total rules 840 place count 53 transition count 1620 1 rules applied. Total rules applied 841 place count 53 transition count 1620 s 512 transitions. 512 rules applied. Total rules applied 1353 place count 53 transition count 1108 F-continuation condition.Transition count delta: 1 in 0 ms 0 transitions. 2 rules applied. Total rules applied 1355 place count 52 transition count 1107 1 transitions. 1 rules applied. Total rules applied 1356 place count 52 transition count 1106 rules discarded 10 transitions 10 rules applied. Total rules applied 1366 place count 52 transition count 1096 using F-continuation condition.Transition count delta: 10 places in 0 ms and 0 transitions. 20 rules applied. Total rules applied 1386 place count 42 transition count 1086 1 transitions. 1 rules applied. Total rules applied 1387 place count 41 transition count 1085 932 ms. Remains 41 /205 variables (removed 164) and now considering 1085/2313 (removed 1228) transitions. SI_CTL mode , in 1 iterations and 934 ms. Remains : 41/205 places, 1085/2313 transitions. Flatten gal took : 82 ms Flatten gal took : 69 ms Input system was already deterministic with 1085 transitions. LTL mode, iteration 0 : 205/205 places, 2313/2313 transitions. with 1 rule applications. Total rules 1 place count 204 transition count 2311 1 rules applied. Total rules applied 2 place count 204 transition count 2311 with 1 rule applications. Total rules 3 place count 203 transition count 2309 1 rules applied. Total rules applied 4 place count 203 transition count 2309 ms. Remains 203 /205 variables (removed 2) and now considering 2309/2313 (removed 4) transitions. LTL mode , in 1 iterations and 27 ms. Remains : 203/205 places, 2309/2313 transitions. Flatten gal took : 126 ms Flatten gal took : 142 ms Input system was already deterministic with 2309 transitions. LTL mode, iteration 0 : 205/205 places, 2313/2313 transitions. with 1 rule applications. Total rules 1 place count 204 transition count 2311 1 rules applied. Total rules applied 2 place count 204 transition count 2311 with 1 rule applications. Total rules 3 place count 203 transition count 2309 1 rules applied. Total rules applied 4 place count 203 transition count 2309 ms. Remains 203 /205 variables (removed 2) and now considering 2309/2313 (removed 4) transitions. LTL mode , in 1 iterations and 28 ms. Remains : 203/205 places, 2309/2313 transitions. Flatten gal took : 129 ms Flatten gal took : 138 ms Input system was already deterministic with 2309 transitions. LTL mode, iteration 0 : 205/205 places, 2313/2313 transitions. with 1 rule applications. Total rules 1 place count 204 transition count 2311 1 rules applied. Total rules applied 2 place count 204 transition count 2311 with 1 rule applications. Total rules 3 place count 203 transition count 2309 1 rules applied. Total rules applied 4 place count 203 transition count 2309 ms. Remains 203 /205 variables (removed 2) and now considering 2309/2313 (removed 4) transitions. LTL mode , in 1 iterations and 34 ms. Remains : 203/205 places, 2309/2313 transitions. Flatten gal took : 137 ms Flatten gal took : 154 ms Input system was already deterministic with 2309 transitions. LTL mode, iteration 0 : 205/205 places, 2313/2313 transitions. with 1 rule applications. Total rules 1 place count 204 transition count 2311 1 rules applied. Total rules applied 2 place count 204 transition count 2311 with 1 rule applications. Total rules 3 place count 203 transition count 2309 1 rules applied. Total rules applied 4 place count 203 transition count 2309 ms. Remains 203 /205 variables (removed 2) and now considering 2309/2313 (removed 4) transitions. LTL mode , in 1 iterations and 26 ms. Remains : 203/205 places, 2309/2313 transitions. Flatten gal took : 120 ms Flatten gal took : 136 ms Input system was already deterministic with 2309 transitions. SI_CTL mode, iteration 0 : 205/205 places, 2313/2313 transitions. 1 transitions. 0 transitions. 100 transitions Transition count delta: 100 101 rules applied. Total rules applied 101 place count 203 transition count 2212 and 0 transitions. 19 transitions. 10 transitions Transition count delta: 10 129 rules applied. Total rules applied 230 place count 103 transition count 2183 and 0 transitions. 10 transitions. 20 rules applied. Total rules applied 250 place count 93 transition count 2173 Quasi-Persistent + Divergent Free condition.. Pre rules applied. Total rules applied 250 place count 93 transition count 2162 places in 1 ms and 0 transitions. 22 rules applied. Total rules applied 272 place count 82 transition count 2162 with 19 rule applications. Total rules 291 place count 63 transition count 2142 19 rules applied. Total rules applied 310 place count 63 transition count 2142 s 511 transitions. 511 rules applied. Total rules applied 821 place count 63 transition count 1631 Quasi-Persistent + Divergent Free condition.. Pre rules applied. Total rules applied 821 place count 63 transition count 1622 in 1 ms 0 transitions. 18 rules applied. Total rules applied 839 place count 54 transition count 1622 with 1 rule applications. Total rules 840 place count 53 transition count 1620 1 rules applied. Total rules applied 841 place count 53 transition count 1620 s 512 transitions. 512 rules applied. Total rules applied 1353 place count 53 transition count 1108 F-continuation condition.Transition count delta: 1 in 0 ms 0 transitions. 2 rules applied. Total rules applied 1355 place count 52 transition count 1107 1 transitions. 1 rules applied. Total rules applied 1356 place count 52 transition count 1106 rules discarded 10 transitions 10 rules applied. Total rules applied 1366 place count 52 transition count 1096 using F-continuation condition.Transition count delta: 10 places in 1 ms and 0 transitions. 20 rules applied. Total rules applied 1386 place count 42 transition count 1086 1 transitions. 1 rules applied. Total rules applied 1387 place count 41 transition count 1085 893 ms. Remains 41 /205 variables (removed 164) and now considering 1085/2313 (removed 1228) transitions. SI_CTL mode , in 1 iterations and 893 ms. Remains : 41/205 places, 1085/2313 transitions. Flatten gal took : 57 ms Flatten gal took : 65 ms Input system was already deterministic with 1085 transitions. including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=5 ) FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK in SI_CTL mode, iteration 0 : 205/205 places, 2313/2313 transitions. 1 transitions. 0 transitions. 100 transitions Transition count delta: 100 101 rules applied. Total rules applied 101 place count 203 transition count 2212 and 0 transitions. 19 transitions. 10 transitions Transition count delta: 10 129 rules applied. Total rules applied 230 place count 103 transition count 2183 and 0 transitions. 10 transitions. 20 rules applied. Total rules applied 250 place count 93 transition count 2173 Quasi-Persistent + Divergent Free condition.. Pre rules applied. Total rules applied 250 place count 93 transition count 2162 places in 1 ms and 0 transitions. 22 rules applied. Total rules applied 272 place count 82 transition count 2162 with 19 rule applications. Total rules 291 place count 63 transition count 2142 19 rules applied. Total rules applied 310 place count 63 transition count 2142 s 511 transitions. 511 rules applied. Total rules applied 821 place count 63 transition count 1631 Quasi-Persistent + Divergent Free condition.. Pre rules applied. Total rules applied 821 place count 63 transition count 1622 in 0 ms 0 transitions. 18 rules applied. Total rules applied 839 place count 54 transition count 1622 with 1 rule applications. Total rules 840 place count 53 transition count 1620 1 rules applied. Total rules applied 841 place count 53 transition count 1620 s 512 transitions. 512 rules applied. Total rules applied 1353 place count 53 transition count 1108 F-continuation condition.Transition count delta: 1 in 1 ms 0 transitions. 2 rules applied. Total rules applied 1355 place count 52 transition count 1107 1 transitions. 1 rules applied. Total rules applied 1356 place count 52 transition count 1106 rules discarded 10 transitions 10 rules applied. Total rules applied 1366 place count 52 transition count 1096 using F-continuation condition.Transition count delta: 10 places in 1 ms and 0 transitions. 20 rules applied. Total rules applied 1386 place count 42 transition count 1086 1 transitions. 1 rules applied. Total rules applied 1387 place count 41 transition count 1085 895 ms. Remains 41 /205 variables (removed 164) and now considering 1085/2313 (removed 1228) transitions. SI_CTL mode , in 1 iterations and 895 ms. Remains : 41/205 places, 1085/2313 transitions. Flatten gal took : 58 ms Flatten gal took : 66 ms Input system was already deterministic with 1085 transitions. LTL mode, iteration 0 : 205/205 places, 2313/2313 transitions. with 1 rule applications. Total rules 1 place count 204 transition count 2311 1 rules applied. Total rules applied 2 place count 204 transition count 2311 with 1 rule applications. Total rules 3 place count 203 transition count 2309 1 rules applied. Total rules applied 4 place count 203 transition count 2309 ms. Remains 203 /205 variables (removed 2) and now considering 2309/2313 (removed 4) transitions. LTL mode , in 1 iterations and 26 ms. Remains : 203/205 places, 2309/2313 transitions. Flatten gal took : 119 ms Flatten gal took : 136 ms Input system was already deterministic with 2309 transitions. LTL mode, iteration 0 : 205/205 places, 2313/2313 transitions. with 1 rule applications. Total rules 1 place count 204 transition count 2311 1 rules applied. Total rules applied 2 place count 204 transition count 2311 with 1 rule applications. Total rules 3 place count 203 transition count 2309 1 rules applied. Total rules applied 4 place count 203 transition count 2309 ms. Remains 203 /205 variables (removed 2) and now considering 2309/2313 (removed 4) transitions. LTL mode , in 1 iterations and 26 ms. Remains : 203/205 places, 2309/2313 transitions. Flatten gal took : 120 ms Flatten gal took : 136 ms Input system was already deterministic with 2309 transitions. Flatten gal took : 137 ms Flatten gal took : 139 ms Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 16 ms. Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 205 places, 2313 transitions and 41822 arcs took 43 ms. ITS could not solve within timeout /reducer/bin//../../lola/bin/ 6 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT stools/pylibs pylibs it/itstools/pylibs: ools/pylibs: bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar /../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML ion/376/model.pnml net on/376/model.pnml ecution/376/CTLFireability.xml ewrite.k:322 ewrite.k:331 ewrite.k:296 ewrite.k:451 ewrite.k:250 ewrite.k:250 ewrite.k:250 ewrite.k:314 ewrite.k:317 ewrite.k:325 ewrite.k:334 ewrite.k:296 ewrite.k:325 ewrite.k:328 ewrite.k:296 ewrite.k:314 ewrite.k:296 ewrite.k:314 ewrite.k:296 ewrite.k:296 ewrite.k:322 ewrite.k:328 ewrite.k:296 ewrite.k:322 ewrite.k:331 ewrite.k:296 ewrite.k:322 ewrite.k:337 ewrite.k:314 ewrite.k:322 ewrite.k:337 ewrite.k:296 ewrite.k:296 ewrite.k:296 ewrite.k:325 ewrite.k:328 ewrite.k:299 ewrite.k:475 ewrite.k:553 ewrite.k:553 ewrite.k:314 ewrite.k:322 ewrite.k:334 ewrite.k:325 ewrite.k:334 ewrite.k:296 ewrite.k:296 ewrite.k:253 ewrite.k:253 ewrite.k:253 ewrite.k:322 ewrite.k:328 ewrite.k:296 ewrite.k:451 ewrite.k:325 ewrite.k:337 ewrite.k:314 ewrite.k:325 ewrite.k:334 ewrite.k:296 ewrite.k:325 ewrite.k:328 ewrite.k:296 ewrite.k:325 ewrite.k:334 ewrite.k:322 ewrite.k:328 ewrite.k:296 ewrite.k:253 ewrite.k:253 ewrite.k:253 ewrite.k:253 ewrite.k:253 ewrite.k:253 ewrite.k:553 ewrite.k:325 ewrite.k:337 ewrite.k:325 ewrite.k:334 ewrite.k:296 ewrite.k:296 ewrite.k:325 ewrite.k:337 ewrite.k:296 ewrite.k:325 ewrite.k:334 ewrite.k:296 ewrite.k:253 ewrite.k:325 ewrite.k:331 ewrite.k:296 ewrite.k:325 ewrite.k:331 ewrite.k:322 ewrite.k:328 ewrite.k:299 ewrite.k:325 ewrite.k:337 ewrite.k:296 ewrite.k:322 ewrite.k:337 ewrite.k:296 ewrite.k:296 ewrite.k:250 ewrite.k:250 ewrite.k:250 ewrite.k:394 ewrite.k:454 ewrite.k:250 ewrite.k:250 ewrite.k:250 ewrite.k:250 ewrite.k:250 ewrite.k:250 ewrite.k:250 ewrite.k:250 ewrite.k:250 ewrite.k:544 ewrite.k:457 ewrite.k:544 ewrite.k:457 ewrite.k:544 ewrite.k:544 ewrite.k:544 ewrite.k:544 ewrite.k:544 ewrite.k:250 ewrite.k:250 ewrite.k:250 ewrite.k:250 ewrite.k:250 ewrite.k:250 ewrite.k:250 ewrite.k:314 ewrite.k:325 ewrite.k:331 ewrite.k:296 ewrite.k:314 ewrite.k:296 ewrite.k:314 ewrite.k:296 ewrite.k:296 ewrite.k:250 ewrite.k:250 ewrite.k:250 ewrite.k:250 ewrite.k:250 ewrite.k:322 ewrite.k:337 ewrite.k:296 ewrite.k:296 ewrite.k:250 ewrite.k:250 ewrite.k:250 ewrite.k:250 ewrite.k:250 ewrite.k:250 ewrite.k:314 ewrite.k:325 ewrite.k:334 ewrite.k:296 ewrite.k:314 ewrite.k:296 ewrite.k:314 ewrite.k:296 ewrite.k:314 ewrite.k:296 ewrite.k:296 ewrite.k:253 ewrite.k:253 ewrite.k:253 ewrite.k:253 secs. secs. secs. secs. secs. ewrite.k:711 ewrite.k:711 ewrite.k:711 for 26 StigmergyCommit-PT-09a-CTLFireability-06 for 26 StigmergyCommit-PT-09a-CTLFireability-06 for 26 StigmergyCommit-PT-09a-CTLFireability-06 for 26 StigmergyCommit-PT-09a-CTLFireability-06 ewrite.k:711 SKEL/SRCH) for StigmergyCommit-PT-09a-CTLFireability-06 67 66 0.000000 1 FNDP) for StigmergyCommit-PT-09a-CTLFireability-06 (obsolete) EQUN) for StigmergyCommit-PT-09a-CTLFireability-06 (obsolete) SRCH) for StigmergyCommit-PT-09a-CTLFireability-06 (obsolete) SKEL/SRCH) for StigmergyCommit-PT-09a-CTLFireability-06 0.000000 1 SKEL/FNDP) for StigmergyCommit-PT-09a-CTLFireability-06 65 1 0.000000 0 secs. execution/376/CTLFireability-59.sara. is non-deterministic secs. secs. places removed (at job 158) secs. secs. secs. secs. secs. secs. secs. secs. secs. secs. ewrite.k:813 ewrite.k:813 ewrite.k:813 ewrite.k:813 ewrite.k:813 ewrite.k:813 ewrite.k:813 ewrite.k:813 ewrite.k:811 for 48 StigmergyCommit-PT-09a-CTLFireability-13 ewrite.k:806 ewrite.k:811 ewrite.k:808 EXCL) for StigmergyCommit-PT-09a-CTLFireability-13 15 31 0.000000 1 for 12 StigmergyCommit-PT-09a-CTLFireability-04 ewrite.k:810 ewrite.k:811 ewrite.k:810 ewrite.k:811 EXCL) for StigmergyCommit-PT-09a-CTLFireability-04 1025 6145 0.000000 1 ewrite.k:730 for 9 StigmergyCommit-PT-09a-CTLFireability-03 ewrite.k:811 ewrite.k:808 (result already fixed). EXCL) for StigmergyCommit-PT-09a-CTLFireability-03 1024 5123 0.000000 1 for 3 StigmergyCommit-PT-09a-CTLFireability-01 ewrite.k:813 ewrite.k:808 ewrite.k:807 ewrite.k:811 ewrite.k:809 ewrite.k:813 ewrite.k:807 ewrite.k:814 ewrite.k:807 ewrite.k:809 VALUE PRODUCED BY CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS EFEG 0 1 0 0 1 0 0 0 EG 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 0 0 DISJ 0 0 0 0 2 0 0 0 EF 0 0 0 0 3 0 0 1 DISJ 0 1 0 0 2 0 0 0 CTL 0 0 0 0 1 0 0 0 CTL 0 0 0 0 1 0 0 0 CTL 0 0 0 0 1 0 0 0 CTL 0 0 0 0 1 0 0 0 CTL 1 0 0 0 1 0 0 0 CTL 0 0 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 StigmergyCommit-PT-09a-CTLFireability-01 704 m, 140 m/sec, 3183 t fired, . in use: 2 EXCL) for StigmergyCommit-PT-09a-CTLFireability-01 1023 5110 1.000000 1 for 0 StigmergyCommit-PT-09a-CTLFireability-00 ewrite.k:807 ewrite.k:811 ewrite.k:806 ewrite.k:810 ewrite.k:812 ewrite.k:809 ewrite.k:814 EXCL) for StigmergyCommit-PT-09a-CTLFireability-00 1030 5127 0.000000 1 for 51 StigmergyCommit-PT-09a-CTLFireability-14 ewrite.k:806 ewrite.k:807 ewrite.k:807 ewrite.k:806 ewrite.k:813 ewrite.k:810 ewrite.k:815 ewrite.k:809 ewrite.k:808 ewrite.k:813 ewrite.k:807 ewrite.k:814 ewrite.k:814 ewrite.k:808 ewrite.k:812 ewrite.k:811 ewrite.k:806 ewrite.k:812 ewrite.k:815 ewrite.k:813 ewrite.k:814 ewrite.k:806 ewrite.k:812 ewrite.k:811 ewrite.k:806 ewrite.k:811 ewrite.k:809 ewrite.k:814 ewrite.k:814 ewrite.k:808 ewrite.k:813 ewrite.k:812 ewrite.k:807 ewrite.k:808 ewrite.k:807 ewrite.k:813 ewrite.k:807 ewrite.k:812 ewrite.k:815 ewrite.k:811 ewrite.k:807 ewrite.k:811 ewrite.k:812 ewrite.k:815 ewrite.k:806 ewrite.k:806 ewrite.k:813 ewrite.k:812 ewrite.k:711 ewrite.k:711 ewrite.k:711 for 26 StigmergyCommit-PT-09a-CTLFireability-06 for 26 StigmergyCommit-PT-09a-CTLFireability-06 for 26 StigmergyCommit-PT-09a-CTLFireability-06 FNDP) for StigmergyCommit-PT-09a-CTLFireability-06 1 0.000000 0 EQUN) for StigmergyCommit-PT-09a-CTLFireability-06 (obsolete) SRCH) for StigmergyCommit-PT-09a-CTLFireability-06 (obsolete) ewrite.k:711 execution/376/CTLFireability-63.sara. is non-deterministic EQUN) for StigmergyCommit-PT-09a-CTLFireability-06 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 StigmergyCommit-PT-09a-CTLFireability-14 140765 m, 28153 m/sec, 1023060 t fired, . in use: 2 ewrite.k:721 ewrite.k:787 ewrite.k:721 ewrite.k:787 ewrite.k:721 ewrite.k:787 for 29 StigmergyCommit-PT-09a-CTLFireability-07 for 29 StigmergyCommit-PT-09a-CTLFireability-07 for 29 StigmergyCommit-PT-09a-CTLFireability-07 ewrite.k:721 ewrite.k:787 FNDP) for StigmergyCommit-PT-09a-CTLFireability-07 9 1 0.000000 0 EQUN) for StigmergyCommit-PT-09a-CTLFireability-07 (obsolete) SRCH) for StigmergyCommit-PT-09a-CTLFireability-07 (obsolete) execution/376/CTLFireability-68.sara. is non-deterministic EQUN) for StigmergyCommit-PT-09a-CTLFireability-07 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 StigmergyCommit-PT-09a-CTLFireability-14 346055 m, 41058 m/sec, 2637758 t fired, . in use: 2 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 StigmergyCommit-PT-09a-CTLFireability-14 547792 m, 40347 m/sec, 4309677 t fired, . in use: 3 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 StigmergyCommit-PT-09a-CTLFireability-14 735500 m, 37541 m/sec, 5969648 t fired, . in use: 4 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 StigmergyCommit-PT-09a-CTLFireability-14 934160 m, 39732 m/sec, 7693417 t fired, . in use: 5 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 StigmergyCommit-PT-09a-CTLFireability-14 1129510 m, 39070 m/sec, 9352643 t fired, . in use: 5 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 StigmergyCommit-PT-09a-CTLFireability-14 1319137 m, 37925 m/sec, 11040501 t fired, . in use: 6 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 StigmergyCommit-PT-09a-CTLFireability-14 1505743 m, 37321 m/sec, 12686351 t fired, . in use: 7 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 StigmergyCommit-PT-09a-CTLFireability-14 1698976 m, 38646 m/sec, 14387694 t fired, . in use: 8 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 StigmergyCommit-PT-09a-CTLFireability-14 1894924 m, 39189 m/sec, 16049821 t fired, . in use: 9 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 StigmergyCommit-PT-09a-CTLFireability-14 2082867 m, 37588 m/sec, 17713653 t fired, . in use: 10 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 StigmergyCommit-PT-09a-CTLFireability-14 2269987 m, 37424 m/sec, 19343198 t fired, . in use: 10 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 StigmergyCommit-PT-09a-CTLFireability-14 2467773 m, 39557 m/sec, 21045988 t fired, . in use: 11 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 StigmergyCommit-PT-09a-CTLFireability-14 2658524 m, 38150 m/sec, 22723921 t fired, . in use: 12 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 StigmergyCommit-PT-09a-CTLFireability-14 2838462 m, 35987 m/sec, 24454082 t fired, . in use: 13 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 StigmergyCommit-PT-09a-CTLFireability-14 3014472 m, 35202 m/sec, 26151682 t fired, . in use: 14 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 StigmergyCommit-PT-09a-CTLFireability-14 3193754 m, 35856 m/sec, 27919085 t fired, . in use: 14 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 StigmergyCommit-PT-09a-CTLFireability-14 3375728 m, 36394 m/sec, 29628708 t fired, . in use: 15 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 StigmergyCommit-PT-09a-CTLFireability-14 3549540 m, 34762 m/sec, 31340356 t fired, . in use: 16 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 StigmergyCommit-PT-09a-CTLFireability-14 3719227 m, 33937 m/sec, 33019876 t fired, . in use: 17 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 StigmergyCommit-PT-09a-CTLFireability-14 3896830 m, 35520 m/sec, 34737881 t fired, . in use: 18 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 StigmergyCommit-PT-09a-CTLFireability-14 4075317 m, 35697 m/sec, 36422518 t fired, . in use: 18 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 StigmergyCommit-PT-09a-CTLFireability-14 4251432 m, 35223 m/sec, 38147945 t fired, . in use: 19 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 StigmergyCommit-PT-09a-CTLFireability-14 4421044 m, 33922 m/sec, 39823643 t fired, . in use: 20 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 StigmergyCommit-PT-09a-CTLFireability-14 4614032 m, 38597 m/sec, 41554847 t fired, . in use: 21 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 StigmergyCommit-PT-09a-CTLFireability-14 4806940 m, 38581 m/sec, 43301138 t fired, . in use: 22 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 StigmergyCommit-PT-09a-CTLFireability-14 4993663 m, 37344 m/sec, 45071716 t fired, . in use: 22 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 StigmergyCommit-PT-09a-CTLFireability-14 5169387 m, 35144 m/sec, 46834209 t fired, . in use: 23 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 StigmergyCommit-PT-09a-CTLFireability-14 5349662 m, 36055 m/sec, 48587850 t fired, . in use: 24 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 StigmergyCommit-PT-09a-CTLFireability-14 5530177 m, 36103 m/sec, 50344256 t fired, . in use: 25 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 StigmergyCommit-PT-09a-CTLFireability-14 5708706 m, 35705 m/sec, 52132232 t fired, . in use: 25 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 StigmergyCommit-PT-09a-CTLFireability-14 5882000 m, 34658 m/sec, 53859354 t fired, . in use: 26 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 StigmergyCommit-PT-09a-CTLFireability-14 6065222 m, 36644 m/sec, 55512360 t fired, . in use: 27 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 StigmergyCommit-PT-09a-CTLFireability-14 6256404 m, 38236 m/sec, 57206609 t fired, . in use: 28 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 StigmergyCommit-PT-09a-CTLFireability-14 6441317 m, 36982 m/sec, 58843945 t fired, . in use: 29 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 StigmergyCommit-PT-09a-CTLFireability-14 6616581 m, 35052 m/sec, 60560968 t fired, . in use: 30 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 StigmergyCommit-PT-09a-CTLFireability-14 6794023 m, 35488 m/sec, 62248514 t fired, . in use: 30 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 StigmergyCommit-PT-09a-CTLFireability-14 6966606 m, 34516 m/sec, 63980089 t fired, . in use: 31 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 StigmergyCommit-PT-09a-CTLFireability-14 7147382 m, 36155 m/sec, 65663083 t fired, . in use: 32 EXCL) for StigmergyCommit-PT-09a-CTLFireability-14 (memory limit exceeded) VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 54 StigmergyCommit-PT-09a-CTLFireability-15 EXCL) for StigmergyCommit-PT-09a-CTLFireability-15 64 127 0.000000 1 for 45 StigmergyCommit-PT-09a-CTLFireability-11 EXCL) for StigmergyCommit-PT-09a-CTLFireability-11 62 61 0.000000 1 for 42 StigmergyCommit-PT-09a-CTLFireability-10 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 StigmergyCommit-PT-09a-CTLFireability-10 271215 m, 54243 m/sec, 1507724 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 StigmergyCommit-PT-09a-CTLFireability-10 524643 m, 50685 m/sec, 3061274 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 StigmergyCommit-PT-09a-CTLFireability-10 759548 m, 46981 m/sec, 4645979 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 StigmergyCommit-PT-09a-CTLFireability-10 994315 m, 46953 m/sec, 6259876 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 StigmergyCommit-PT-09a-CTLFireability-10 1238461 m, 48829 m/sec, 7842498 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 StigmergyCommit-PT-09a-CTLFireability-10 1464255 m, 45158 m/sec, 9399526 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 StigmergyCommit-PT-09a-CTLFireability-10 1693772 m, 45903 m/sec, 10951353 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 StigmergyCommit-PT-09a-CTLFireability-10 1933755 m, 47996 m/sec, 12518458 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 StigmergyCommit-PT-09a-CTLFireability-10 2158355 m, 44920 m/sec, 14062228 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 StigmergyCommit-PT-09a-CTLFireability-10 2398814 m, 48091 m/sec, 15647371 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 StigmergyCommit-PT-09a-CTLFireability-10 2635031 m, 47243 m/sec, 17243804 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 StigmergyCommit-PT-09a-CTLFireability-10 2855740 m, 44141 m/sec, 18913361 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 StigmergyCommit-PT-09a-CTLFireability-10 3072018 m, 43255 m/sec, 20553626 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 StigmergyCommit-PT-09a-CTLFireability-10 3286985 m, 42993 m/sec, 22207889 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 StigmergyCommit-PT-09a-CTLFireability-10 3503084 m, 43219 m/sec, 23869732 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 StigmergyCommit-PT-09a-CTLFireability-10 3706954 m, 40774 m/sec, 25480075 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 StigmergyCommit-PT-09a-CTLFireability-10 3915548 m, 41718 m/sec, 27089635 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 StigmergyCommit-PT-09a-CTLFireability-10 4133636 m, 43617 m/sec, 28729286 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 StigmergyCommit-PT-09a-CTLFireability-10 4338972 m, 41067 m/sec, 30342006 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 StigmergyCommit-PT-09a-CTLFireability-10 4557908 m, 43787 m/sec, 31933560 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 StigmergyCommit-PT-09a-CTLFireability-10 4791467 m, 46711 m/sec, 33574919 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 StigmergyCommit-PT-09a-CTLFireability-10 5012091 m, 44124 m/sec, 35235182 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 StigmergyCommit-PT-09a-CTLFireability-10 5217004 m, 40982 m/sec, 36884925 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 StigmergyCommit-PT-09a-CTLFireability-10 5431973 m, 42993 m/sec, 38545876 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 StigmergyCommit-PT-09a-CTLFireability-10 5646899 m, 42985 m/sec, 40218019 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 StigmergyCommit-PT-09a-CTLFireability-10 5852979 m, 41216 m/sec, 41859896 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 StigmergyCommit-PT-09a-CTLFireability-10 6073912 m, 44186 m/sec, 43442430 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 StigmergyCommit-PT-09a-CTLFireability-10 6306609 m, 46539 m/sec, 45026486 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 StigmergyCommit-PT-09a-CTLFireability-10 6530029 m, 44684 m/sec, 46643773 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 StigmergyCommit-PT-09a-CTLFireability-10 6736419 m, 41278 m/sec, 48237820 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 StigmergyCommit-PT-09a-CTLFireability-10 6944184 m, 41553 m/sec, 49869925 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 StigmergyCommit-PT-09a-CTLFireability-10 7162466 m, 43656 m/sec, 51484460 t fired, . in use: 32 EXCL) for StigmergyCommit-PT-09a-CTLFireability-10 (memory limit exceeded) VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 39 StigmergyCommit-PT-09a-CTLFireability-09 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 StigmergyCommit-PT-09a-CTLFireability-09 271448 m, 54289 m/sec, 1509306 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 StigmergyCommit-PT-09a-CTLFireability-09 523276 m, 50365 m/sec, 3051698 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 StigmergyCommit-PT-09a-CTLFireability-09 756130 m, 46570 m/sec, 4625253 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 StigmergyCommit-PT-09a-CTLFireability-09 989627 m, 46699 m/sec, 6224971 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 StigmergyCommit-PT-09a-CTLFireability-09 1231865 m, 48447 m/sec, 7795742 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 StigmergyCommit-PT-09a-CTLFireability-09 1456479 m, 44922 m/sec, 9348706 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 StigmergyCommit-PT-09a-CTLFireability-09 1685247 m, 45753 m/sec, 10890259 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 StigmergyCommit-PT-09a-CTLFireability-09 1923167 m, 47584 m/sec, 12444401 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 StigmergyCommit-PT-09a-CTLFireability-09 2147693 m, 44905 m/sec, 13987349 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 StigmergyCommit-PT-09a-CTLFireability-09 2385769 m, 47615 m/sec, 15553143 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 StigmergyCommit-PT-09a-CTLFireability-09 2619766 m, 46799 m/sec, 17142650 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 StigmergyCommit-PT-09a-CTLFireability-09 2841662 m, 44379 m/sec, 18799783 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 StigmergyCommit-PT-09a-CTLFireability-09 3055007 m, 42669 m/sec, 20415232 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 StigmergyCommit-PT-09a-CTLFireability-09 3266698 m, 42338 m/sec, 22068275 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 StigmergyCommit-PT-09a-CTLFireability-09 3483087 m, 43277 m/sec, 23713543 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 StigmergyCommit-PT-09a-CTLFireability-09 3686472 m, 40677 m/sec, 25318101 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 StigmergyCommit-PT-09a-CTLFireability-09 3893118 m, 41329 m/sec, 26915623 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 StigmergyCommit-PT-09a-CTLFireability-09 4109495 m, 43275 m/sec, 28535607 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 StigmergyCommit-PT-09a-CTLFireability-09 4314815 m, 41064 m/sec, 30150062 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 StigmergyCommit-PT-09a-CTLFireability-09 4527315 m, 42500 m/sec, 31734157 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 StigmergyCommit-PT-09a-CTLFireability-09 4762026 m, 46942 m/sec, 33373307 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 StigmergyCommit-PT-09a-CTLFireability-09 4984922 m, 44579 m/sec, 35011808 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 StigmergyCommit-PT-09a-CTLFireability-09 5190647 m, 41145 m/sec, 36668314 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 StigmergyCommit-PT-09a-CTLFireability-09 5403308 m, 42532 m/sec, 38321369 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 StigmergyCommit-PT-09a-CTLFireability-09 5618752 m, 43088 m/sec, 39985609 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 StigmergyCommit-PT-09a-CTLFireability-09 5823723 m, 40994 m/sec, 41628093 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 StigmergyCommit-PT-09a-CTLFireability-09 6038537 m, 42962 m/sec, 43205838 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 StigmergyCommit-PT-09a-CTLFireability-09 6274102 m, 47113 m/sec, 44801928 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 StigmergyCommit-PT-09a-CTLFireability-09 6498090 m, 44797 m/sec, 46406106 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 StigmergyCommit-PT-09a-CTLFireability-09 6704745 m, 41331 m/sec, 48011800 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 StigmergyCommit-PT-09a-CTLFireability-09 6916834 m, 42417 m/sec, 49647484 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 StigmergyCommit-PT-09a-CTLFireability-09 7133161 m, 43265 m/sec, 51266444 t fired, . in use: 32 EXCL) for StigmergyCommit-PT-09a-CTLFireability-09 (memory limit exceeded) VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 36 StigmergyCommit-PT-09a-CTLFireability-08 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 StigmergyCommit-PT-09a-CTLFireability-08 215079 m, 43015 m/sec, 1664638 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 StigmergyCommit-PT-09a-CTLFireability-08 465125 m, 50009 m/sec, 3569810 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 StigmergyCommit-PT-09a-CTLFireability-08 706728 m, 48320 m/sec, 5486250 t fired, . in use: 32 SKEL/EQUN) for StigmergyCommit-PT-09a-CTLFireability-06 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 StigmergyCommit-PT-09a-CTLFireability-08 955912 m, 49836 m/sec, 7546389 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 StigmergyCommit-PT-09a-CTLFireability-08 1227201 m, 54257 m/sec, 9606105 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 StigmergyCommit-PT-09a-CTLFireability-08 1490526 m, 52665 m/sec, 11756710 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 StigmergyCommit-PT-09a-CTLFireability-08 1758304 m, 53555 m/sec, 13848502 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 StigmergyCommit-PT-09a-CTLFireability-08 2019187 m, 52176 m/sec, 15965025 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 StigmergyCommit-PT-09a-CTLFireability-08 2217156 m, 39593 m/sec, 17961528 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 StigmergyCommit-PT-09a-CTLFireability-08 2495099 m, 55588 m/sec, 20198461 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 StigmergyCommit-PT-09a-CTLFireability-08 2769398 m, 54859 m/sec, 22415200 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 StigmergyCommit-PT-09a-CTLFireability-08 3034744 m, 53069 m/sec, 24623684 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 StigmergyCommit-PT-09a-CTLFireability-08 3304025 m, 53856 m/sec, 26897063 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 StigmergyCommit-PT-09a-CTLFireability-08 3572432 m, 53681 m/sec, 29180381 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 StigmergyCommit-PT-09a-CTLFireability-08 3795676 m, 44648 m/sec, 31257383 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 StigmergyCommit-PT-09a-CTLFireability-08 3914673 m, 23799 m/sec, 33378965 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 StigmergyCommit-PT-09a-CTLFireability-08 4024871 m, 22039 m/sec, 35140662 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 StigmergyCommit-PT-09a-CTLFireability-08 4131455 m, 21316 m/sec, 37043215 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 StigmergyCommit-PT-09a-CTLFireability-08 4242930 m, 22295 m/sec, 39005245 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 StigmergyCommit-PT-09a-CTLFireability-08 4359189 m, 23251 m/sec, 41101057 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 StigmergyCommit-PT-09a-CTLFireability-08 4473584 m, 22879 m/sec, 43217317 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 StigmergyCommit-PT-09a-CTLFireability-08 4580893 m, 21461 m/sec, 45375967 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 StigmergyCommit-PT-09a-CTLFireability-08 4683114 m, 20444 m/sec, 47565555 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 StigmergyCommit-PT-09a-CTLFireability-08 4861548 m, 35686 m/sec, 49246764 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 StigmergyCommit-PT-09a-CTLFireability-08 5054306 m, 38551 m/sec, 50948394 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 StigmergyCommit-PT-09a-CTLFireability-08 5241508 m, 37440 m/sec, 52693229 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 StigmergyCommit-PT-09a-CTLFireability-08 5420580 m, 35814 m/sec, 54450363 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 StigmergyCommit-PT-09a-CTLFireability-08 5607402 m, 37364 m/sec, 56258667 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 StigmergyCommit-PT-09a-CTLFireability-08 5791470 m, 36813 m/sec, 58005809 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 StigmergyCommit-PT-09a-CTLFireability-08 5971136 m, 35933 m/sec, 59774026 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 StigmergyCommit-PT-09a-CTLFireability-08 6147751 m, 35323 m/sec, 61522449 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 StigmergyCommit-PT-09a-CTLFireability-08 6330076 m, 36465 m/sec, 63285518 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 StigmergyCommit-PT-09a-CTLFireability-08 6513004 m, 36585 m/sec, 65032149 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 StigmergyCommit-PT-09a-CTLFireability-08 6696828 m, 36764 m/sec, 66833900 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 StigmergyCommit-PT-09a-CTLFireability-08 6874019 m, 35438 m/sec, 68589062 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 StigmergyCommit-PT-09a-CTLFireability-08 7059281 m, 37052 m/sec, 70344688 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 StigmergyCommit-PT-09a-CTLFireability-08 7243581 m, 36860 m/sec, 72147332 t fired, . in use: 32 EXCL) for StigmergyCommit-PT-09a-CTLFireability-08 (memory limit exceeded) VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 19 StigmergyCommit-PT-09a-CTLFireability-05 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 StigmergyCommit-PT-09a-CTLFireability-05 327302 m, 65460 m/sec, 1639710 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 StigmergyCommit-PT-09a-CTLFireability-05 717537 m, 78047 m/sec, 3644574 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 StigmergyCommit-PT-09a-CTLFireability-05 1105840 m, 77660 m/sec, 5694398 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 StigmergyCommit-PT-09a-CTLFireability-05 1517699 m, 82371 m/sec, 7849120 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 StigmergyCommit-PT-09a-CTLFireability-05 1907989 m, 78058 m/sec, 9937407 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 StigmergyCommit-PT-09a-CTLFireability-05 2221583 m, 62718 m/sec, 11912578 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 StigmergyCommit-PT-09a-CTLFireability-05 2637306 m, 83144 m/sec, 14136714 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 StigmergyCommit-PT-09a-CTLFireability-05 3041462 m, 80831 m/sec, 16346719 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 StigmergyCommit-PT-09a-CTLFireability-05 3433081 m, 78323 m/sec, 18608725 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 StigmergyCommit-PT-09a-CTLFireability-05 3791252 m, 71634 m/sec, 20743342 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 StigmergyCommit-PT-09a-CTLFireability-05 3948721 m, 31493 m/sec, 22772131 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 StigmergyCommit-PT-09a-CTLFireability-05 4090687 m, 28393 m/sec, 24578109 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 StigmergyCommit-PT-09a-CTLFireability-05 4237524 m, 29367 m/sec, 26503029 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 StigmergyCommit-PT-09a-CTLFireability-05 4394132 m, 31321 m/sec, 28613154 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 StigmergyCommit-PT-09a-CTLFireability-05 4542431 m, 29659 m/sec, 30762792 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 StigmergyCommit-PT-09a-CTLFireability-05 4678761 m, 27266 m/sec, 32984967 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 StigmergyCommit-PT-09a-CTLFireability-05 4920531 m, 48354 m/sec, 34737742 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 StigmergyCommit-PT-09a-CTLFireability-05 5167071 m, 49308 m/sec, 36441984 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 StigmergyCommit-PT-09a-CTLFireability-05 5393685 m, 45322 m/sec, 38208962 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 StigmergyCommit-PT-09a-CTLFireability-05 5621802 m, 45623 m/sec, 39967457 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 StigmergyCommit-PT-09a-CTLFireability-05 5852661 m, 46171 m/sec, 41721985 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 StigmergyCommit-PT-09a-CTLFireability-05 6074215 m, 44310 m/sec, 43460780 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 StigmergyCommit-PT-09a-CTLFireability-05 6295834 m, 44323 m/sec, 45170779 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 StigmergyCommit-PT-09a-CTLFireability-05 6523634 m, 45560 m/sec, 46903755 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 StigmergyCommit-PT-09a-CTLFireability-05 6749453 m, 45163 m/sec, 48676431 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 StigmergyCommit-PT-09a-CTLFireability-05 6973487 m, 44806 m/sec, 50405746 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 2 0 0 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 StigmergyCommit-PT-09a-CTLFireability-05 7208883 m, 47079 m/sec, 52211292 t fired, . in use: 32 EXCL) for StigmergyCommit-PT-09a-CTLFireability-05 (memory limit exceeded) VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 2 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 19 StigmergyCommit-PT-09a-CTLFireability-05 EXCL) for StigmergyCommit-PT-09a-CTLFireability-05 1 0.000000 1 for 6 StigmergyCommit-PT-09a-CTLFireability-02 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 StigmergyCommit-PT-09a-CTLFireability-02 265754 m, 53150 m/sec, 1474815 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 StigmergyCommit-PT-09a-CTLFireability-02 531580 m, 53165 m/sec, 3111124 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 StigmergyCommit-PT-09a-CTLFireability-02 779737 m, 49631 m/sec, 4771356 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 StigmergyCommit-PT-09a-CTLFireability-02 1029412 m, 49935 m/sec, 6452531 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 StigmergyCommit-PT-09a-CTLFireability-02 1279544 m, 50026 m/sec, 8127840 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 StigmergyCommit-PT-09a-CTLFireability-02 1519277 m, 47946 m/sec, 9759671 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 StigmergyCommit-PT-09a-CTLFireability-02 1761953 m, 48535 m/sec, 11401416 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 StigmergyCommit-PT-09a-CTLFireability-02 2012801 m, 50169 m/sec, 13063277 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 StigmergyCommit-PT-09a-CTLFireability-02 2250099 m, 47459 m/sec, 14686699 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 StigmergyCommit-PT-09a-CTLFireability-02 2508921 m, 51764 m/sec, 16393373 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 StigmergyCommit-PT-09a-CTLFireability-02 2753118 m, 48839 m/sec, 18111867 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 StigmergyCommit-PT-09a-CTLFireability-02 2975514 m, 44479 m/sec, 19845820 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 StigmergyCommit-PT-09a-CTLFireability-02 3203105 m, 45518 m/sec, 21607974 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 StigmergyCommit-PT-09a-CTLFireability-02 3437522 m, 46883 m/sec, 23352347 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 StigmergyCommit-PT-09a-CTLFireability-02 3656601 m, 43815 m/sec, 25075742 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 StigmergyCommit-PT-09a-CTLFireability-02 3876523 m, 43984 m/sec, 26778542 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 StigmergyCommit-PT-09a-CTLFireability-02 4105373 m, 45770 m/sec, 28505297 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 StigmergyCommit-PT-09a-CTLFireability-02 4325545 m, 44034 m/sec, 30232628 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 StigmergyCommit-PT-09a-CTLFireability-02 4556663 m, 46223 m/sec, 31924477 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 StigmergyCommit-PT-09a-CTLFireability-02 4801705 m, 49008 m/sec, 33648638 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 StigmergyCommit-PT-09a-CTLFireability-02 5032610 m, 46181 m/sec, 35403488 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 StigmergyCommit-PT-09a-CTLFireability-02 5253720 m, 44222 m/sec, 37146532 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 StigmergyCommit-PT-09a-CTLFireability-02 5476394 m, 44534 m/sec, 38901393 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 StigmergyCommit-PT-09a-CTLFireability-02 5703290 m, 45379 m/sec, 40669548 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 StigmergyCommit-PT-09a-CTLFireability-02 5918478 m, 43037 m/sec, 42392213 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 StigmergyCommit-PT-09a-CTLFireability-02 6164677 m, 49239 m/sec, 44053899 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 StigmergyCommit-PT-09a-CTLFireability-02 6402949 m, 47654 m/sec, 45678350 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 StigmergyCommit-PT-09a-CTLFireability-02 6623252 m, 44060 m/sec, 47381911 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 StigmergyCommit-PT-09a-CTLFireability-02 6841981 m, 43745 m/sec, 49050384 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 StigmergyCommit-PT-09a-CTLFireability-02 7064330 m, 44469 m/sec, 50728509 t fired, . in use: 32 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 StigmergyCommit-PT-09a-CTLFireability-02 7280002 m, 43134 m/sec, 52417072 t fired, . in use: 32 EXCL) for StigmergyCommit-PT-09a-CTLFireability-02 (memory limit exceeded) VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL true CTL model checker CONJ false CTL model checker EF true findpath CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 3 0 1 0 DISJ 0 1 0 0 4 0 0 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 29 StigmergyCommit-PT-09a-CTLFireability-07 EXCL) for StigmergyCommit-PT-09a-CTLFireability-07 1188 6309 0.000000 1 tasks 15 VALUE PRODUCED BY EFEG true state space /EFEG EG false state space / EG CTL unknown AGGR CTL true CTL model checker CONJ false CTL model checker DISJ unknown DISJ EF true findpath DISJ false DISJ CTL unknown AGGR CTL unknown AGGR CTL unknown AGGR CTL true CTL model checker CTL false CTL model checker CTL unknown AGGR CTL true CTL model checker in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyCommit-PT-09a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is StigmergyCommit-PT-09a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r455-smll-167912647500506"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/StigmergyCommit-PT-09a.tgz
mv StigmergyCommit-PT-09a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;