About the Execution of LoLa+red for StigmergyCommit-PT-05b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2865.680 | 900971.00 | 975643.00 | 3105.50 | ?FFT?TF?TT?F?FT? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r455-smll-167912647400450.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is StigmergyCommit-PT-05b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r455-smll-167912647400450
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.8M
-rw-r--r-- 1 mcc users 7.3K Feb 26 10:52 CTLCardinality.txt
-rw-r--r-- 1 mcc users 80K Feb 26 10:52 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.6K Feb 26 10:52 CTLFireability.txt
-rw-r--r-- 1 mcc users 37K Feb 26 10:52 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.9K Feb 26 10:53 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 101K Feb 26 10:53 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.1K Feb 26 10:53 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 77K Feb 26 10:53 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 1.4M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-00
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-01
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-02
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-03
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-04
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-05
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-06
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-07
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-08
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-09
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-10
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-11
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-12
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-13
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-14
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679249522761
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=StigmergyCommit-PT-05b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 18:12:06] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 18:12:06] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 18:12:06] [INFO ] Load time of PNML (sax parser for PT used): 406 ms
[2023-03-19 18:12:06] [INFO ] Transformed 1837 places.
[2023-03-19 18:12:06] [INFO ] Transformed 3460 transitions.
[2023-03-19 18:12:06] [INFO ] Found NUPN structural information;
[2023-03-19 18:12:06] [INFO ] Parsed PT model containing 1837 places and 3460 transitions and 22362 arcs in 549 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 15 ms.
Support contains 98 out of 1837 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1837/1837 places, 3460/3460 transitions.
Discarding 144 places :
Symmetric choice reduction at 0 with 144 rule applications. Total rules 144 place count 1693 transition count 3316
Iterating global reduction 0 with 144 rules applied. Total rules applied 288 place count 1693 transition count 3316
Discarding 88 places :
Symmetric choice reduction at 0 with 88 rule applications. Total rules 376 place count 1605 transition count 3228
Iterating global reduction 0 with 88 rules applied. Total rules applied 464 place count 1605 transition count 3228
Discarding 51 places :
Symmetric choice reduction at 0 with 51 rule applications. Total rules 515 place count 1554 transition count 3177
Iterating global reduction 0 with 51 rules applied. Total rules applied 566 place count 1554 transition count 3177
Discarding 43 places :
Symmetric choice reduction at 0 with 43 rule applications. Total rules 609 place count 1511 transition count 3134
Iterating global reduction 0 with 43 rules applied. Total rules applied 652 place count 1511 transition count 3134
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 687 place count 1476 transition count 3099
Iterating global reduction 0 with 35 rules applied. Total rules applied 722 place count 1476 transition count 3099
Discarding 34 places :
Symmetric choice reduction at 0 with 34 rule applications. Total rules 756 place count 1442 transition count 3065
Iterating global reduction 0 with 34 rules applied. Total rules applied 790 place count 1442 transition count 3065
Discarding 32 places :
Symmetric choice reduction at 0 with 32 rule applications. Total rules 822 place count 1410 transition count 3033
Iterating global reduction 0 with 32 rules applied. Total rules applied 854 place count 1410 transition count 3033
Discarding 30 places :
Symmetric choice reduction at 0 with 30 rule applications. Total rules 884 place count 1380 transition count 3003
Iterating global reduction 0 with 30 rules applied. Total rules applied 914 place count 1380 transition count 3003
Discarding 25 places :
Symmetric choice reduction at 0 with 25 rule applications. Total rules 939 place count 1355 transition count 2978
Iterating global reduction 0 with 25 rules applied. Total rules applied 964 place count 1355 transition count 2978
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 981 place count 1338 transition count 2961
Iterating global reduction 0 with 17 rules applied. Total rules applied 998 place count 1338 transition count 2961
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 1001 place count 1338 transition count 2958
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 1008 place count 1331 transition count 2951
Iterating global reduction 1 with 7 rules applied. Total rules applied 1015 place count 1331 transition count 2951
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 1022 place count 1324 transition count 2944
Iterating global reduction 1 with 7 rules applied. Total rules applied 1029 place count 1324 transition count 2944
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 1032 place count 1321 transition count 2941
Iterating global reduction 1 with 3 rules applied. Total rules applied 1035 place count 1321 transition count 2941
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 1038 place count 1318 transition count 2938
Iterating global reduction 1 with 3 rules applied. Total rules applied 1041 place count 1318 transition count 2938
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 1043 place count 1316 transition count 2936
Iterating global reduction 1 with 2 rules applied. Total rules applied 1045 place count 1316 transition count 2936
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 1047 place count 1314 transition count 2934
Iterating global reduction 1 with 2 rules applied. Total rules applied 1049 place count 1314 transition count 2934
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 1051 place count 1312 transition count 2932
Iterating global reduction 1 with 2 rules applied. Total rules applied 1053 place count 1312 transition count 2932
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 1055 place count 1310 transition count 2930
Iterating global reduction 1 with 2 rules applied. Total rules applied 1057 place count 1310 transition count 2930
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 1059 place count 1308 transition count 2928
Iterating global reduction 1 with 2 rules applied. Total rules applied 1061 place count 1308 transition count 2928
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 1063 place count 1306 transition count 2926
Iterating global reduction 1 with 2 rules applied. Total rules applied 1065 place count 1306 transition count 2926
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 1067 place count 1304 transition count 2924
Iterating global reduction 1 with 2 rules applied. Total rules applied 1069 place count 1304 transition count 2924
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 1070 place count 1303 transition count 2923
Iterating global reduction 1 with 1 rules applied. Total rules applied 1071 place count 1303 transition count 2923
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 1072 place count 1303 transition count 2922
Applied a total of 1072 rules in 3131 ms. Remains 1303 /1837 variables (removed 534) and now considering 2922/3460 (removed 538) transitions.
// Phase 1: matrix 2922 rows 1303 cols
[2023-03-19 18:12:10] [INFO ] Computed 7 place invariants in 79 ms
[2023-03-19 18:12:11] [INFO ] Implicit Places using invariants in 899 ms returned []
[2023-03-19 18:12:11] [INFO ] Invariant cache hit.
[2023-03-19 18:12:12] [INFO ] Implicit Places using invariants and state equation in 1040 ms returned []
Implicit Place search using SMT with State Equation took 1986 ms to find 0 implicit places.
[2023-03-19 18:12:12] [INFO ] Invariant cache hit.
[2023-03-19 18:12:14] [INFO ] Dead Transitions using invariants and state equation in 2783 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1303/1837 places, 2922/3460 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7907 ms. Remains : 1303/1837 places, 2922/3460 transitions.
Support contains 98 out of 1303 places after structural reductions.
[2023-03-19 18:12:15] [INFO ] Flatten gal took : 430 ms
[2023-03-19 18:12:15] [INFO ] Flatten gal took : 233 ms
[2023-03-19 18:12:16] [INFO ] Input system was already deterministic with 2922 transitions.
Support contains 97 out of 1303 places (down from 98) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 90 resets, run finished after 926 ms. (steps per millisecond=10 ) properties (out of 65) seen :11
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 54) seen :0
Running SMT prover for 54 properties.
[2023-03-19 18:12:18] [INFO ] Invariant cache hit.
[2023-03-19 18:12:21] [INFO ] [Real]Absence check using 7 positive place invariants in 16 ms returned sat
[2023-03-19 18:12:25] [INFO ] After 3896ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1 real:53
[2023-03-19 18:12:26] [INFO ] After 4849ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:54
[2023-03-19 18:12:26] [INFO ] After 7181ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:54
[2023-03-19 18:12:28] [INFO ] [Nat]Absence check using 7 positive place invariants in 21 ms returned sat
[2023-03-19 18:12:43] [INFO ] After 13720ms SMT Verify possible using state equation in natural domain returned unsat :2 sat :52
[2023-03-19 18:12:47] [INFO ] Deduced a trap composed of 326 places in 2105 ms of which 13 ms to minimize.
[2023-03-19 18:12:49] [INFO ] Deduced a trap composed of 317 places in 1580 ms of which 3 ms to minimize.
[2023-03-19 18:12:51] [INFO ] Deduced a trap composed of 315 places in 1369 ms of which 3 ms to minimize.
[2023-03-19 18:12:53] [INFO ] Deduced a trap composed of 15 places in 2088 ms of which 3 ms to minimize.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineWithTraps(DeadlockTester.java:1255)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineResultsWithTraps(DeadlockTester.java:736)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:656)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-19 18:12:53] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-19 18:12:53] [INFO ] After 27119ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:54
Fused 54 Parikh solutions to 52 different solutions.
Parikh walk visited 12 properties in 1368 ms.
Support contains 69 out of 1303 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1303/1303 places, 2922/2922 transitions.
Graph (trivial) has 1177 edges and 1303 vertex of which 88 / 1303 are part of one of the 15 SCC in 15 ms
Free SCC test removed 73 places
Drop transitions removed 98 transitions
Reduce isomorphic transitions removed 98 transitions.
Graph (complete) has 2198 edges and 1230 vertex of which 1226 are kept as prefixes of interest. Removing 4 places using SCC suffix rule.31 ms
Discarding 4 places :
Also discarding 0 output transitions
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 812 transitions
Trivial Post-agglo rules discarded 812 transitions
Performed 812 trivial Post agglomeration. Transition count delta: 812
Iterating post reduction 0 with 816 rules applied. Total rules applied 818 place count 1226 transition count 2008
Reduce places removed 812 places and 0 transitions.
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 1 with 828 rules applied. Total rules applied 1646 place count 414 transition count 1992
Reduce places removed 8 places and 0 transitions.
Performed 30 Post agglomeration using F-continuation condition.Transition count delta: 30
Iterating post reduction 2 with 38 rules applied. Total rules applied 1684 place count 406 transition count 1962
Reduce places removed 30 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 32 rules applied. Total rules applied 1716 place count 376 transition count 1960
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 1717 place count 375 transition count 1960
Performed 73 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 73 Pre rules applied. Total rules applied 1717 place count 375 transition count 1887
Deduced a syphon composed of 73 places in 1 ms
Reduce places removed 73 places and 0 transitions.
Iterating global reduction 5 with 146 rules applied. Total rules applied 1863 place count 302 transition count 1887
Discarding 4 places :
Symmetric choice reduction at 5 with 4 rule applications. Total rules 1867 place count 298 transition count 1883
Iterating global reduction 5 with 4 rules applied. Total rules applied 1871 place count 298 transition count 1883
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 5 with 2 rules applied. Total rules applied 1873 place count 298 transition count 1881
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 1874 place count 297 transition count 1881
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1875 place count 296 transition count 1880
Iterating global reduction 7 with 1 rules applied. Total rules applied 1876 place count 296 transition count 1880
Performed 47 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 47 places in 2 ms
Reduce places removed 47 places and 0 transitions.
Iterating global reduction 7 with 94 rules applied. Total rules applied 1970 place count 249 transition count 1832
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 7 with 9 rules applied. Total rules applied 1979 place count 249 transition count 1823
Discarding 18 places :
Symmetric choice reduction at 8 with 18 rule applications. Total rules 1997 place count 231 transition count 1794
Iterating global reduction 8 with 18 rules applied. Total rules applied 2015 place count 231 transition count 1794
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 8 with 2 rules applied. Total rules applied 2017 place count 231 transition count 1792
Discarding 14 places :
Symmetric choice reduction at 9 with 14 rule applications. Total rules 2031 place count 217 transition count 1778
Iterating global reduction 9 with 14 rules applied. Total rules applied 2045 place count 217 transition count 1778
Discarding 10 places :
Symmetric choice reduction at 9 with 10 rule applications. Total rules 2055 place count 207 transition count 1768
Iterating global reduction 9 with 10 rules applied. Total rules applied 2065 place count 207 transition count 1768
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 9 with 4 rules applied. Total rules applied 2069 place count 207 transition count 1764
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 2 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 10 with 16 rules applied. Total rules applied 2085 place count 199 transition count 1756
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: -15
Deduced a syphon composed of 5 places in 2 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 10 with 10 rules applied. Total rules applied 2095 place count 194 transition count 1771
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 10 with 2 rules applied. Total rules applied 2097 place count 194 transition count 1769
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 11 with 2 rules applied. Total rules applied 2099 place count 194 transition count 1767
Free-agglomeration rule applied 37 times.
Iterating global reduction 11 with 37 rules applied. Total rules applied 2136 place count 194 transition count 1730
Reduce places removed 37 places and 0 transitions.
Iterating post reduction 11 with 37 rules applied. Total rules applied 2173 place count 157 transition count 1730
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 12 with 5 rules applied. Total rules applied 2178 place count 157 transition count 1725
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 12 with 1 rules applied. Total rules applied 2179 place count 157 transition count 1724
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 12 with 1 rules applied. Total rules applied 2180 place count 156 transition count 1724
Partial Free-agglomeration rule applied 10 times.
Drop transitions removed 10 transitions
Iterating global reduction 13 with 10 rules applied. Total rules applied 2190 place count 156 transition count 1724
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 13 with 1 rules applied. Total rules applied 2191 place count 156 transition count 1723
Applied a total of 2191 rules in 1557 ms. Remains 156 /1303 variables (removed 1147) and now considering 1723/2922 (removed 1199) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1558 ms. Remains : 156/1303 places, 1723/2922 transitions.
Incomplete random walk after 10000 steps, including 568 resets, run finished after 444 ms. (steps per millisecond=22 ) properties (out of 40) seen :1
Incomplete Best-First random walk after 1001 steps, including 8 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 7 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 8 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 6 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 9 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 8 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 8 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 9 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 9 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 9 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 8 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 8 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 39) seen :0
Interrupted probabilistic random walk after 174236 steps, run timeout after 3001 ms. (steps per millisecond=58 ) properties seen :{0=1, 26=1}
Probabilistic random walk after 174236 steps, saw 42856 distinct states, run finished after 3002 ms. (steps per millisecond=58 ) properties seen :2
Running SMT prover for 37 properties.
// Phase 1: matrix 1723 rows 156 cols
[2023-03-19 18:12:59] [INFO ] Computed 7 place invariants in 23 ms
[2023-03-19 18:13:00] [INFO ] [Real]Absence check using 7 positive place invariants in 4 ms returned sat
[2023-03-19 18:13:00] [INFO ] After 249ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:37
[2023-03-19 18:13:00] [INFO ] [Nat]Absence check using 7 positive place invariants in 6 ms returned sat
[2023-03-19 18:13:04] [INFO ] After 3727ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :37
[2023-03-19 18:13:04] [INFO ] State equation strengthened by 542 read => feed constraints.
[2023-03-19 18:13:09] [INFO ] After 4718ms SMT Verify possible using 542 Read/Feed constraints in natural domain returned unsat :0 sat :37
[2023-03-19 18:13:11] [INFO ] Deduced a trap composed of 31 places in 634 ms of which 0 ms to minimize.
[2023-03-19 18:13:11] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 744 ms
[2023-03-19 18:13:12] [INFO ] Deduced a trap composed of 41 places in 859 ms of which 1 ms to minimize.
[2023-03-19 18:13:12] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 990 ms
[2023-03-19 18:13:14] [INFO ] Deduced a trap composed of 41 places in 706 ms of which 3 ms to minimize.
[2023-03-19 18:13:14] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 1 trap constraints in 747 ms
[2023-03-19 18:13:16] [INFO ] After 12103ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :36
Attempting to minimize the solution found.
Minimization took 3403 ms.
[2023-03-19 18:13:20] [INFO ] After 19685ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :36
Fused 37 Parikh solutions to 35 different solutions.
Parikh walk visited 4 properties in 132 ms.
Support contains 56 out of 156 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 156/156 places, 1723/1723 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 156 transition count 1719
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 8 place count 152 transition count 1719
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 8 place count 152 transition count 1717
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 12 place count 150 transition count 1717
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 6 rules applied. Total rules applied 18 place count 147 transition count 1714
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 19 place count 147 transition count 1713
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 20 place count 146 transition count 1712
Iterating global reduction 3 with 1 rules applied. Total rules applied 21 place count 146 transition count 1712
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 22 place count 145 transition count 1711
Iterating global reduction 3 with 1 rules applied. Total rules applied 23 place count 145 transition count 1711
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 24 place count 145 transition count 1710
Free-agglomeration rule applied 27 times with reduction of 162 identical transitions.
Iterating global reduction 4 with 27 rules applied. Total rules applied 51 place count 145 transition count 1521
Reduce places removed 27 places and 0 transitions.
Ensure Unique test removed 81 transitions
Reduce isomorphic transitions removed 81 transitions.
Iterating post reduction 4 with 108 rules applied. Total rules applied 159 place count 118 transition count 1440
Drop transitions removed 55 transitions
Redundant transition composition rules discarded 55 transitions
Iterating global reduction 5 with 55 rules applied. Total rules applied 214 place count 118 transition count 1385
Applied a total of 214 rules in 800 ms. Remains 118 /156 variables (removed 38) and now considering 1385/1723 (removed 338) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 800 ms. Remains : 118/156 places, 1385/1723 transitions.
Incomplete random walk after 10000 steps, including 640 resets, run finished after 476 ms. (steps per millisecond=21 ) properties (out of 32) seen :3
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 9 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1000 steps, including 9 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 9 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 9 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 9 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 10 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 8 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 8 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 8 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 8 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 10 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 10 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 29) seen :1
Incomplete Best-First random walk after 1001 steps, including 8 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 8 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 8 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1000 steps, including 11 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 9 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1000 steps, including 6 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1000 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 9 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 8 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 9 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 28) seen :1
Incomplete Best-First random walk after 1001 steps, including 10 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 8 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 8 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 27) seen :0
Running SMT prover for 27 properties.
// Phase 1: matrix 1385 rows 118 cols
[2023-03-19 18:13:21] [INFO ] Computed 7 place invariants in 32 ms
[2023-03-19 18:13:22] [INFO ] [Real]Absence check using 7 positive place invariants in 4 ms returned sat
[2023-03-19 18:13:22] [INFO ] After 133ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:27
[2023-03-19 18:13:22] [INFO ] [Nat]Absence check using 7 positive place invariants in 4 ms returned sat
[2023-03-19 18:13:24] [INFO ] After 2349ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :27
[2023-03-19 18:13:24] [INFO ] State equation strengthened by 850 read => feed constraints.
[2023-03-19 18:13:28] [INFO ] After 3717ms SMT Verify possible using 850 Read/Feed constraints in natural domain returned unsat :0 sat :27
[2023-03-19 18:13:32] [INFO ] Deduced a trap composed of 29 places in 573 ms of which 1 ms to minimize.
[2023-03-19 18:13:32] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 701 ms
[2023-03-19 18:13:32] [INFO ] After 7953ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :27
Attempting to minimize the solution found.
Minimization took 2591 ms.
[2023-03-19 18:13:35] [INFO ] After 13181ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :27
Parikh walk visited 9 properties in 93 ms.
Support contains 38 out of 118 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 118/118 places, 1385/1385 transitions.
Graph (trivial) has 31 edges and 118 vertex of which 4 / 118 are part of one of the 2 SCC in 0 ms
Free SCC test removed 2 places
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 4 rules applied. Total rules applied 5 place count 116 transition count 1377
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 9 place count 112 transition count 1377
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 6 rules applied. Total rules applied 15 place count 109 transition count 1374
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 17 place count 109 transition count 1372
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 20 place count 106 transition count 1369
Iterating global reduction 3 with 3 rules applied. Total rules applied 23 place count 106 transition count 1369
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 3 with 9 rules applied. Total rules applied 32 place count 106 transition count 1360
Free-agglomeration rule applied 12 times with reduction of 357 identical transitions.
Iterating global reduction 3 with 12 rules applied. Total rules applied 44 place count 106 transition count 991
Reduce places removed 12 places and 0 transitions.
Drop transitions removed 4 transitions
Ensure Unique test removed 227 transitions
Reduce isomorphic transitions removed 231 transitions.
Iterating post reduction 3 with 243 rules applied. Total rules applied 287 place count 94 transition count 760
Drop transitions removed 39 transitions
Redundant transition composition rules discarded 39 transitions
Iterating global reduction 4 with 39 rules applied. Total rules applied 326 place count 94 transition count 721
Applied a total of 326 rules in 768 ms. Remains 94 /118 variables (removed 24) and now considering 721/1385 (removed 664) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 769 ms. Remains : 94/118 places, 721/1385 transitions.
Incomplete random walk after 10000 steps, including 626 resets, run finished after 678 ms. (steps per millisecond=14 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 8 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 9 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 9 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 8 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 9 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 10 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 9 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 8 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 10 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 10 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 10 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 8 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 9 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 8 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 10 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 10 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 9 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 9 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 18) seen :0
Interrupted probabilistic random walk after 287404 steps, run timeout after 3001 ms. (steps per millisecond=95 ) properties seen :{}
Probabilistic random walk after 287404 steps, saw 54027 distinct states, run finished after 3002 ms. (steps per millisecond=95 ) properties seen :0
Running SMT prover for 18 properties.
// Phase 1: matrix 721 rows 94 cols
[2023-03-19 18:13:40] [INFO ] Computed 7 place invariants in 10 ms
[2023-03-19 18:13:40] [INFO ] [Real]Absence check using 7 positive place invariants in 3 ms returned sat
[2023-03-19 18:13:40] [INFO ] After 102ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:18
[2023-03-19 18:13:40] [INFO ] [Nat]Absence check using 7 positive place invariants in 4 ms returned sat
[2023-03-19 18:13:41] [INFO ] After 739ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :18
[2023-03-19 18:13:41] [INFO ] State equation strengthened by 552 read => feed constraints.
[2023-03-19 18:13:42] [INFO ] After 1278ms SMT Verify possible using 552 Read/Feed constraints in natural domain returned unsat :0 sat :18
[2023-03-19 18:13:42] [INFO ] Deduced a trap composed of 24 places in 226 ms of which 1 ms to minimize.
[2023-03-19 18:13:42] [INFO ] Deduced a trap composed of 27 places in 189 ms of which 0 ms to minimize.
[2023-03-19 18:13:42] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 529 ms
[2023-03-19 18:13:44] [INFO ] After 2980ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :18
Attempting to minimize the solution found.
Minimization took 826 ms.
[2023-03-19 18:13:44] [INFO ] After 4703ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :18
Parikh walk visited 5 properties in 25 ms.
Support contains 33 out of 94 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 94/94 places, 721/721 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 94 transition count 718
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 6 place count 91 transition count 718
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 6 place count 91 transition count 717
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 8 place count 90 transition count 717
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 10 place count 89 transition count 716
Free-agglomeration rule applied 1 times.
Iterating global reduction 2 with 1 rules applied. Total rules applied 11 place count 89 transition count 715
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 12 place count 88 transition count 715
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 13 place count 88 transition count 715
Applied a total of 13 rules in 188 ms. Remains 88 /94 variables (removed 6) and now considering 715/721 (removed 6) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 189 ms. Remains : 88/94 places, 715/721 transitions.
Incomplete random walk after 10000 steps, including 635 resets, run finished after 383 ms. (steps per millisecond=26 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 85 resets, run finished after 60 ms. (steps per millisecond=166 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 94 resets, run finished after 65 ms. (steps per millisecond=153 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10000 steps, including 98 resets, run finished after 70 ms. (steps per millisecond=142 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 84 resets, run finished after 60 ms. (steps per millisecond=166 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10000 steps, including 96 resets, run finished after 88 ms. (steps per millisecond=113 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 97 resets, run finished after 67 ms. (steps per millisecond=149 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 96 resets, run finished after 69 ms. (steps per millisecond=144 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 99 resets, run finished after 78 ms. (steps per millisecond=128 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 101 resets, run finished after 60 ms. (steps per millisecond=166 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 83 resets, run finished after 53 ms. (steps per millisecond=188 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 98 resets, run finished after 57 ms. (steps per millisecond=175 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10000 steps, including 100 resets, run finished after 64 ms. (steps per millisecond=156 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 96 resets, run finished after 73 ms. (steps per millisecond=137 ) properties (out of 13) seen :0
Interrupted probabilistic random walk after 323041 steps, run timeout after 3001 ms. (steps per millisecond=107 ) properties seen :{}
Probabilistic random walk after 323041 steps, saw 60679 distinct states, run finished after 3005 ms. (steps per millisecond=107 ) properties seen :0
Running SMT prover for 13 properties.
// Phase 1: matrix 715 rows 88 cols
[2023-03-19 18:13:49] [INFO ] Computed 7 place invariants in 6 ms
[2023-03-19 18:13:49] [INFO ] [Real]Absence check using 7 positive place invariants in 3 ms returned sat
[2023-03-19 18:13:49] [INFO ] After 93ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:13
[2023-03-19 18:13:49] [INFO ] [Nat]Absence check using 7 positive place invariants in 4 ms returned sat
[2023-03-19 18:13:50] [INFO ] After 735ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :13
[2023-03-19 18:13:50] [INFO ] State equation strengthened by 552 read => feed constraints.
[2023-03-19 18:13:51] [INFO ] After 1177ms SMT Verify possible using 552 Read/Feed constraints in natural domain returned unsat :0 sat :13
[2023-03-19 18:13:51] [INFO ] Deduced a trap composed of 24 places in 264 ms of which 1 ms to minimize.
[2023-03-19 18:13:52] [INFO ] Deduced a trap composed of 22 places in 243 ms of which 1 ms to minimize.
[2023-03-19 18:13:52] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 628 ms
[2023-03-19 18:13:53] [INFO ] Deduced a trap composed of 28 places in 190 ms of which 0 ms to minimize.
[2023-03-19 18:13:53] [INFO ] Deduced a trap composed of 25 places in 162 ms of which 1 ms to minimize.
[2023-03-19 18:13:53] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 450 ms
[2023-03-19 18:13:53] [INFO ] After 3049ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :13
Attempting to minimize the solution found.
Minimization took 571 ms.
[2023-03-19 18:13:53] [INFO ] After 4512ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :13
Parikh walk visited 9 properties in 19 ms.
Support contains 5 out of 88 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 88/88 places, 715/715 transitions.
Graph (trivial) has 47 edges and 88 vertex of which 2 / 88 are part of one of the 1 SCC in 0 ms
Free SCC test removed 1 places
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Graph (complete) has 421 edges and 87 vertex of which 86 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.1 ms
Discarding 1 places :
Also discarding 0 output transitions
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 12 transitions
Trivial Post-agglo rules discarded 12 transitions
Performed 12 trivial Post agglomeration. Transition count delta: 12
Iterating post reduction 0 with 13 rules applied. Total rules applied 15 place count 86 transition count 700
Reduce places removed 12 places and 0 transitions.
Iterating post reduction 1 with 12 rules applied. Total rules applied 27 place count 74 transition count 700
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 29 place count 72 transition count 698
Iterating global reduction 2 with 2 rules applied. Total rules applied 31 place count 72 transition count 698
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 32 place count 72 transition count 697
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 3 with 8 rules applied. Total rules applied 40 place count 68 transition count 693
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 3 with 8 rules applied. Total rules applied 48 place count 68 transition count 685
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 51 place count 65 transition count 682
Iterating global reduction 4 with 3 rules applied. Total rules applied 54 place count 65 transition count 682
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 55 place count 65 transition count 681
Discarding 2 places :
Symmetric choice reduction at 5 with 2 rule applications. Total rules 57 place count 63 transition count 679
Iterating global reduction 5 with 2 rules applied. Total rules applied 59 place count 63 transition count 679
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 61 place count 63 transition count 677
Free-agglomeration rule applied 15 times with reduction of 350 identical transitions.
Iterating global reduction 6 with 15 rules applied. Total rules applied 76 place count 63 transition count 312
Reduce places removed 15 places and 0 transitions.
Drop transitions removed 7 transitions
Ensure Unique test removed 168 transitions
Reduce isomorphic transitions removed 175 transitions.
Iterating post reduction 6 with 190 rules applied. Total rules applied 266 place count 48 transition count 137
Partial Free-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 7 with 2 rules applied. Total rules applied 268 place count 48 transition count 137
Applied a total of 268 rules in 105 ms. Remains 48 /88 variables (removed 40) and now considering 137/715 (removed 578) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 106 ms. Remains : 48/88 places, 137/715 transitions.
Incomplete random walk after 10000 steps, including 22 resets, run finished after 62 ms. (steps per millisecond=161 ) properties (out of 4) seen :2
Incomplete Best-First random walk after 10001 steps, including 4 resets, run finished after 15 ms. (steps per millisecond=666 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10000 steps, including 12 resets, run finished after 74 ms. (steps per millisecond=135 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
// Phase 1: matrix 137 rows 48 cols
[2023-03-19 18:13:54] [INFO ] Computed 7 place invariants in 1 ms
[2023-03-19 18:13:54] [INFO ] [Real]Absence check using 7 positive place invariants in 4 ms returned sat
[2023-03-19 18:13:54] [INFO ] After 114ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-19 18:13:54] [INFO ] [Nat]Absence check using 7 positive place invariants in 3 ms returned sat
[2023-03-19 18:13:54] [INFO ] After 72ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-19 18:13:54] [INFO ] State equation strengthened by 62 read => feed constraints.
[2023-03-19 18:13:54] [INFO ] After 32ms SMT Verify possible using 62 Read/Feed constraints in natural domain returned unsat :0 sat :2
[2023-03-19 18:13:54] [INFO ] Deduced a trap composed of 10 places in 60 ms of which 0 ms to minimize.
[2023-03-19 18:13:54] [INFO ] Deduced a trap composed of 11 places in 62 ms of which 0 ms to minimize.
[2023-03-19 18:13:54] [INFO ] Deduced a trap composed of 11 places in 60 ms of which 0 ms to minimize.
[2023-03-19 18:13:54] [INFO ] Deduced a trap composed of 10 places in 74 ms of which 2 ms to minimize.
[2023-03-19 18:13:54] [INFO ] Deduced a trap composed of 12 places in 79 ms of which 1 ms to minimize.
[2023-03-19 18:13:54] [INFO ] Trap strengthening (SAT) tested/added 6/5 trap constraints in 389 ms
[2023-03-19 18:13:54] [INFO ] After 444ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 17 ms.
[2023-03-19 18:13:54] [INFO ] After 579ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Finished Parikh walk after 13 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=13 )
Parikh walk visited 2 properties in 1 ms.
Successfully simplified 3 atomic propositions for a total of 16 simplifications.
[2023-03-19 18:13:55] [INFO ] Flatten gal took : 266 ms
[2023-03-19 18:13:55] [INFO ] Flatten gal took : 233 ms
[2023-03-19 18:13:55] [INFO ] Input system was already deterministic with 2922 transitions.
Computed a total of 257 stabilizing places and 269 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 1303/1303 places, 2922/2922 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 1283 transition count 2902
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 1283 transition count 2902
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 41 place count 1283 transition count 2901
Discarding 14 places :
Symmetric choice reduction at 1 with 14 rule applications. Total rules 55 place count 1269 transition count 2887
Iterating global reduction 1 with 14 rules applied. Total rules applied 69 place count 1269 transition count 2887
Discarding 12 places :
Symmetric choice reduction at 1 with 12 rule applications. Total rules 81 place count 1257 transition count 2875
Iterating global reduction 1 with 12 rules applied. Total rules applied 93 place count 1257 transition count 2875
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 94 place count 1257 transition count 2874
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 104 place count 1247 transition count 2864
Iterating global reduction 2 with 10 rules applied. Total rules applied 114 place count 1247 transition count 2864
Discarding 9 places :
Symmetric choice reduction at 2 with 9 rule applications. Total rules 123 place count 1238 transition count 2855
Iterating global reduction 2 with 9 rules applied. Total rules applied 132 place count 1238 transition count 2855
Discarding 9 places :
Symmetric choice reduction at 2 with 9 rule applications. Total rules 141 place count 1229 transition count 2846
Iterating global reduction 2 with 9 rules applied. Total rules applied 150 place count 1229 transition count 2846
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 151 place count 1229 transition count 2845
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 157 place count 1223 transition count 2839
Iterating global reduction 3 with 6 rules applied. Total rules applied 163 place count 1223 transition count 2839
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 167 place count 1219 transition count 2835
Iterating global reduction 3 with 4 rules applied. Total rules applied 171 place count 1219 transition count 2835
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 175 place count 1215 transition count 2831
Iterating global reduction 3 with 4 rules applied. Total rules applied 179 place count 1215 transition count 2831
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 180 place count 1215 transition count 2830
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 183 place count 1212 transition count 2827
Iterating global reduction 4 with 3 rules applied. Total rules applied 186 place count 1212 transition count 2827
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 188 place count 1210 transition count 2825
Iterating global reduction 4 with 2 rules applied. Total rules applied 190 place count 1210 transition count 2825
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 192 place count 1208 transition count 2823
Iterating global reduction 4 with 2 rules applied. Total rules applied 194 place count 1208 transition count 2823
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 196 place count 1206 transition count 2821
Iterating global reduction 4 with 2 rules applied. Total rules applied 198 place count 1206 transition count 2821
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 200 place count 1204 transition count 2819
Iterating global reduction 4 with 2 rules applied. Total rules applied 202 place count 1204 transition count 2819
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 204 place count 1202 transition count 2817
Iterating global reduction 4 with 2 rules applied. Total rules applied 206 place count 1202 transition count 2817
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 208 place count 1200 transition count 2815
Iterating global reduction 4 with 2 rules applied. Total rules applied 210 place count 1200 transition count 2815
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 211 place count 1200 transition count 2814
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 212 place count 1199 transition count 2813
Iterating global reduction 5 with 1 rules applied. Total rules applied 213 place count 1199 transition count 2813
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 214 place count 1199 transition count 2812
Applied a total of 214 rules in 999 ms. Remains 1199 /1303 variables (removed 104) and now considering 2812/2922 (removed 110) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1001 ms. Remains : 1199/1303 places, 2812/2922 transitions.
[2023-03-19 18:13:57] [INFO ] Flatten gal took : 114 ms
[2023-03-19 18:13:57] [INFO ] Flatten gal took : 123 ms
[2023-03-19 18:13:57] [INFO ] Input system was already deterministic with 2812 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1303/1303 places, 2922/2922 transitions.
Graph (trivial) has 1279 edges and 1303 vertex of which 105 / 1303 are part of one of the 18 SCC in 3 ms
Free SCC test removed 87 places
Ensure Unique test removed 99 transitions
Reduce isomorphic transitions removed 99 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 878 transitions
Trivial Post-agglo rules discarded 878 transitions
Performed 878 trivial Post agglomeration. Transition count delta: 878
Iterating post reduction 0 with 878 rules applied. Total rules applied 879 place count 1215 transition count 1944
Reduce places removed 878 places and 0 transitions.
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded 10 transitions
Performed 10 trivial Post agglomeration. Transition count delta: 10
Iterating post reduction 1 with 899 rules applied. Total rules applied 1778 place count 337 transition count 1923
Reduce places removed 10 places and 0 transitions.
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Iterating post reduction 2 with 14 rules applied. Total rules applied 1792 place count 327 transition count 1919
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 3 with 4 rules applied. Total rules applied 1796 place count 323 transition count 1919
Performed 71 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 71 Pre rules applied. Total rules applied 1796 place count 323 transition count 1848
Deduced a syphon composed of 71 places in 1 ms
Reduce places removed 71 places and 0 transitions.
Iterating global reduction 4 with 142 rules applied. Total rules applied 1938 place count 252 transition count 1848
Discarding 14 places :
Symmetric choice reduction at 4 with 14 rule applications. Total rules 1952 place count 238 transition count 1834
Iterating global reduction 4 with 14 rules applied. Total rules applied 1966 place count 238 transition count 1834
Discarding 5 places :
Symmetric choice reduction at 4 with 5 rule applications. Total rules 1971 place count 233 transition count 1829
Iterating global reduction 4 with 5 rules applied. Total rules applied 1976 place count 233 transition count 1829
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 1978 place count 233 transition count 1827
Discarding 2 places :
Symmetric choice reduction at 5 with 2 rule applications. Total rules 1980 place count 231 transition count 1825
Iterating global reduction 5 with 2 rules applied. Total rules applied 1982 place count 231 transition count 1825
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 1983 place count 231 transition count 1824
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 1984 place count 230 transition count 1823
Iterating global reduction 6 with 1 rules applied. Total rules applied 1985 place count 230 transition count 1823
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 1986 place count 230 transition count 1822
Performed 40 Post agglomeration using F-continuation condition.Transition count delta: 40
Deduced a syphon composed of 40 places in 1 ms
Reduce places removed 40 places and 0 transitions.
Iterating global reduction 7 with 80 rules applied. Total rules applied 2066 place count 190 transition count 1782
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 7 with 4 rules applied. Total rules applied 2070 place count 190 transition count 1778
Discarding 31 places :
Symmetric choice reduction at 8 with 31 rule applications. Total rules 2101 place count 159 transition count 710
Iterating global reduction 8 with 31 rules applied. Total rules applied 2132 place count 159 transition count 710
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 8 with 10 rules applied. Total rules applied 2142 place count 159 transition count 700
Discarding 18 places :
Symmetric choice reduction at 9 with 18 rule applications. Total rules 2160 place count 141 transition count 676
Iterating global reduction 9 with 18 rules applied. Total rules applied 2178 place count 141 transition count 676
Discarding 18 places :
Symmetric choice reduction at 9 with 18 rule applications. Total rules 2196 place count 123 transition count 652
Iterating global reduction 9 with 18 rules applied. Total rules applied 2214 place count 123 transition count 652
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 9 with 5 rules applied. Total rules applied 2219 place count 123 transition count 647
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 2221 place count 122 transition count 646
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 2222 place count 121 transition count 640
Iterating global reduction 10 with 1 rules applied. Total rules applied 2223 place count 121 transition count 640
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 10 with 1 rules applied. Total rules applied 2224 place count 121 transition count 639
Drop transitions removed 6 transitions
Redundant transition composition rules discarded 6 transitions
Iterating global reduction 11 with 6 rules applied. Total rules applied 2230 place count 121 transition count 633
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 1 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 11 with 12 rules applied. Total rules applied 2242 place count 115 transition count 627
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 11 with 1 rules applied. Total rules applied 2243 place count 114 transition count 626
Applied a total of 2243 rules in 379 ms. Remains 114 /1303 variables (removed 1189) and now considering 626/2922 (removed 2296) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 380 ms. Remains : 114/1303 places, 626/2922 transitions.
[2023-03-19 18:13:57] [INFO ] Flatten gal took : 46 ms
[2023-03-19 18:13:57] [INFO ] Flatten gal took : 47 ms
[2023-03-19 18:13:58] [INFO ] Input system was already deterministic with 626 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1303/1303 places, 2922/2922 transitions.
Graph (trivial) has 1294 edges and 1303 vertex of which 105 / 1303 are part of one of the 18 SCC in 1 ms
Free SCC test removed 87 places
Ensure Unique test removed 99 transitions
Reduce isomorphic transitions removed 99 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 896 transitions
Trivial Post-agglo rules discarded 896 transitions
Performed 896 trivial Post agglomeration. Transition count delta: 896
Iterating post reduction 0 with 896 rules applied. Total rules applied 897 place count 1215 transition count 1926
Reduce places removed 896 places and 0 transitions.
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded 10 transitions
Performed 10 trivial Post agglomeration. Transition count delta: 10
Iterating post reduction 1 with 917 rules applied. Total rules applied 1814 place count 319 transition count 1905
Reduce places removed 10 places and 0 transitions.
Iterating post reduction 2 with 10 rules applied. Total rules applied 1824 place count 309 transition count 1905
Performed 71 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 71 Pre rules applied. Total rules applied 1824 place count 309 transition count 1834
Deduced a syphon composed of 71 places in 1 ms
Reduce places removed 71 places and 0 transitions.
Iterating global reduction 3 with 142 rules applied. Total rules applied 1966 place count 238 transition count 1834
Discarding 16 places :
Symmetric choice reduction at 3 with 16 rule applications. Total rules 1982 place count 222 transition count 1818
Iterating global reduction 3 with 16 rules applied. Total rules applied 1998 place count 222 transition count 1818
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 1998 place count 222 transition count 1817
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 2000 place count 221 transition count 1817
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 2007 place count 214 transition count 1810
Iterating global reduction 3 with 7 rules applied. Total rules applied 2014 place count 214 transition count 1810
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 2016 place count 214 transition count 1808
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 2019 place count 211 transition count 1805
Iterating global reduction 4 with 3 rules applied. Total rules applied 2022 place count 211 transition count 1805
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 2023 place count 211 transition count 1804
Discarding 2 places :
Symmetric choice reduction at 5 with 2 rule applications. Total rules 2025 place count 209 transition count 1802
Iterating global reduction 5 with 2 rules applied. Total rules applied 2027 place count 209 transition count 1802
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 2028 place count 209 transition count 1801
Performed 38 Post agglomeration using F-continuation condition.Transition count delta: 38
Deduced a syphon composed of 38 places in 1 ms
Reduce places removed 38 places and 0 transitions.
Iterating global reduction 6 with 76 rules applied. Total rules applied 2104 place count 171 transition count 1763
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 6 with 3 rules applied. Total rules applied 2107 place count 171 transition count 1760
Discarding 35 places :
Symmetric choice reduction at 7 with 35 rule applications. Total rules 2142 place count 136 transition count 401
Iterating global reduction 7 with 35 rules applied. Total rules applied 2177 place count 136 transition count 401
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Iterating post reduction 7 with 17 rules applied. Total rules applied 2194 place count 136 transition count 384
Discarding 18 places :
Symmetric choice reduction at 8 with 18 rule applications. Total rules 2212 place count 118 transition count 360
Iterating global reduction 8 with 18 rules applied. Total rules applied 2230 place count 118 transition count 360
Discarding 18 places :
Symmetric choice reduction at 8 with 18 rule applications. Total rules 2248 place count 100 transition count 336
Iterating global reduction 8 with 18 rules applied. Total rules applied 2266 place count 100 transition count 336
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 8 with 7 rules applied. Total rules applied 2273 place count 100 transition count 329
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 2275 place count 99 transition count 328
Discarding 1 places :
Symmetric choice reduction at 9 with 1 rule applications. Total rules 2276 place count 98 transition count 322
Iterating global reduction 9 with 1 rules applied. Total rules applied 2277 place count 98 transition count 322
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 9 with 1 rules applied. Total rules applied 2278 place count 98 transition count 321
Drop transitions removed 6 transitions
Redundant transition composition rules discarded 6 transitions
Iterating global reduction 10 with 6 rules applied. Total rules applied 2284 place count 98 transition count 315
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 10 with 12 rules applied. Total rules applied 2296 place count 92 transition count 309
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 10 with 1 rules applied. Total rules applied 2297 place count 91 transition count 308
Applied a total of 2297 rules in 267 ms. Remains 91 /1303 variables (removed 1212) and now considering 308/2922 (removed 2614) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 267 ms. Remains : 91/1303 places, 308/2922 transitions.
[2023-03-19 18:13:58] [INFO ] Flatten gal took : 17 ms
[2023-03-19 18:13:58] [INFO ] Flatten gal took : 20 ms
[2023-03-19 18:13:58] [INFO ] Input system was already deterministic with 308 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1303/1303 places, 2922/2922 transitions.
Graph (trivial) has 1290 edges and 1303 vertex of which 105 / 1303 are part of one of the 18 SCC in 1 ms
Free SCC test removed 87 places
Ensure Unique test removed 99 transitions
Reduce isomorphic transitions removed 99 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 891 transitions
Trivial Post-agglo rules discarded 891 transitions
Performed 891 trivial Post agglomeration. Transition count delta: 891
Iterating post reduction 0 with 891 rules applied. Total rules applied 892 place count 1215 transition count 1931
Reduce places removed 891 places and 0 transitions.
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded 10 transitions
Performed 10 trivial Post agglomeration. Transition count delta: 10
Iterating post reduction 1 with 912 rules applied. Total rules applied 1804 place count 324 transition count 1910
Reduce places removed 10 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 11 rules applied. Total rules applied 1815 place count 314 transition count 1909
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 1816 place count 313 transition count 1909
Performed 71 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 71 Pre rules applied. Total rules applied 1816 place count 313 transition count 1838
Deduced a syphon composed of 71 places in 0 ms
Reduce places removed 71 places and 0 transitions.
Iterating global reduction 4 with 142 rules applied. Total rules applied 1958 place count 242 transition count 1838
Discarding 16 places :
Symmetric choice reduction at 4 with 16 rule applications. Total rules 1974 place count 226 transition count 1822
Iterating global reduction 4 with 16 rules applied. Total rules applied 1990 place count 226 transition count 1822
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 1990 place count 226 transition count 1821
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 1992 place count 225 transition count 1821
Discarding 7 places :
Symmetric choice reduction at 4 with 7 rule applications. Total rules 1999 place count 218 transition count 1814
Iterating global reduction 4 with 7 rules applied. Total rules applied 2006 place count 218 transition count 1814
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 2008 place count 218 transition count 1812
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 2011 place count 215 transition count 1809
Iterating global reduction 5 with 3 rules applied. Total rules applied 2014 place count 215 transition count 1809
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 2015 place count 215 transition count 1808
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 2017 place count 213 transition count 1806
Iterating global reduction 6 with 2 rules applied. Total rules applied 2019 place count 213 transition count 1806
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 2020 place count 213 transition count 1805
Performed 38 Post agglomeration using F-continuation condition.Transition count delta: 38
Deduced a syphon composed of 38 places in 0 ms
Reduce places removed 38 places and 0 transitions.
Iterating global reduction 7 with 76 rules applied. Total rules applied 2096 place count 175 transition count 1767
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 7 with 5 rules applied. Total rules applied 2101 place count 175 transition count 1762
Discarding 32 places :
Symmetric choice reduction at 8 with 32 rule applications. Total rules 2133 place count 143 transition count 555
Iterating global reduction 8 with 32 rules applied. Total rules applied 2165 place count 143 transition count 555
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 8 with 14 rules applied. Total rules applied 2179 place count 143 transition count 541
Discarding 18 places :
Symmetric choice reduction at 9 with 18 rule applications. Total rules 2197 place count 125 transition count 517
Iterating global reduction 9 with 18 rules applied. Total rules applied 2215 place count 125 transition count 517
Discarding 18 places :
Symmetric choice reduction at 9 with 18 rule applications. Total rules 2233 place count 107 transition count 493
Iterating global reduction 9 with 18 rules applied. Total rules applied 2251 place count 107 transition count 493
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 9 with 7 rules applied. Total rules applied 2258 place count 107 transition count 486
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 2260 place count 106 transition count 485
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 2261 place count 105 transition count 479
Iterating global reduction 10 with 1 rules applied. Total rules applied 2262 place count 105 transition count 479
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 10 with 1 rules applied. Total rules applied 2263 place count 105 transition count 478
Drop transitions removed 6 transitions
Redundant transition composition rules discarded 6 transitions
Iterating global reduction 11 with 6 rules applied. Total rules applied 2269 place count 105 transition count 472
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 11 with 12 rules applied. Total rules applied 2281 place count 99 transition count 466
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 11 with 1 rules applied. Total rules applied 2282 place count 98 transition count 465
Applied a total of 2282 rules in 299 ms. Remains 98 /1303 variables (removed 1205) and now considering 465/2922 (removed 2457) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 300 ms. Remains : 98/1303 places, 465/2922 transitions.
[2023-03-19 18:13:58] [INFO ] Flatten gal took : 32 ms
[2023-03-19 18:13:58] [INFO ] Flatten gal took : 34 ms
[2023-03-19 18:13:58] [INFO ] Input system was already deterministic with 465 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1303/1303 places, 2922/2922 transitions.
Graph (trivial) has 1266 edges and 1303 vertex of which 103 / 1303 are part of one of the 18 SCC in 1 ms
Free SCC test removed 85 places
Ensure Unique test removed 96 transitions
Reduce isomorphic transitions removed 96 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 879 transitions
Trivial Post-agglo rules discarded 879 transitions
Performed 879 trivial Post agglomeration. Transition count delta: 879
Iterating post reduction 0 with 879 rules applied. Total rules applied 880 place count 1217 transition count 1946
Reduce places removed 879 places and 0 transitions.
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded 10 transitions
Performed 10 trivial Post agglomeration. Transition count delta: 10
Iterating post reduction 1 with 900 rules applied. Total rules applied 1780 place count 338 transition count 1925
Reduce places removed 10 places and 0 transitions.
Performed 19 Post agglomeration using F-continuation condition.Transition count delta: 19
Iterating post reduction 2 with 29 rules applied. Total rules applied 1809 place count 328 transition count 1906
Reduce places removed 19 places and 0 transitions.
Iterating post reduction 3 with 19 rules applied. Total rules applied 1828 place count 309 transition count 1906
Performed 69 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 69 Pre rules applied. Total rules applied 1828 place count 309 transition count 1837
Deduced a syphon composed of 69 places in 1 ms
Reduce places removed 69 places and 0 transitions.
Iterating global reduction 4 with 138 rules applied. Total rules applied 1966 place count 240 transition count 1837
Discarding 16 places :
Symmetric choice reduction at 4 with 16 rule applications. Total rules 1982 place count 224 transition count 1821
Iterating global reduction 4 with 16 rules applied. Total rules applied 1998 place count 224 transition count 1821
Discarding 7 places :
Symmetric choice reduction at 4 with 7 rule applications. Total rules 2005 place count 217 transition count 1814
Iterating global reduction 4 with 7 rules applied. Total rules applied 2012 place count 217 transition count 1814
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 2014 place count 217 transition count 1812
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 2017 place count 214 transition count 1809
Iterating global reduction 5 with 3 rules applied. Total rules applied 2020 place count 214 transition count 1809
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 2021 place count 214 transition count 1808
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 2023 place count 212 transition count 1806
Iterating global reduction 6 with 2 rules applied. Total rules applied 2025 place count 212 transition count 1806
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 2026 place count 212 transition count 1805
Performed 38 Post agglomeration using F-continuation condition.Transition count delta: 38
Deduced a syphon composed of 38 places in 0 ms
Reduce places removed 38 places and 0 transitions.
Iterating global reduction 7 with 76 rules applied. Total rules applied 2102 place count 174 transition count 1767
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 7 with 5 rules applied. Total rules applied 2107 place count 174 transition count 1762
Discarding 34 places :
Symmetric choice reduction at 8 with 34 rule applications. Total rules 2141 place count 140 transition count 405
Iterating global reduction 8 with 34 rules applied. Total rules applied 2175 place count 140 transition count 405
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 8 with 16 rules applied. Total rules applied 2191 place count 140 transition count 389
Discarding 17 places :
Symmetric choice reduction at 9 with 17 rule applications. Total rules 2208 place count 123 transition count 367
Iterating global reduction 9 with 17 rules applied. Total rules applied 2225 place count 123 transition count 367
Discarding 17 places :
Symmetric choice reduction at 9 with 17 rule applications. Total rules 2242 place count 106 transition count 345
Iterating global reduction 9 with 17 rules applied. Total rules applied 2259 place count 106 transition count 345
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 9 with 7 rules applied. Total rules applied 2266 place count 106 transition count 338
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 2268 place count 105 transition count 337
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 2269 place count 104 transition count 330
Iterating global reduction 10 with 1 rules applied. Total rules applied 2270 place count 104 transition count 330
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 10 with 1 rules applied. Total rules applied 2271 place count 104 transition count 329
Drop transitions removed 7 transitions
Redundant transition composition rules discarded 7 transitions
Iterating global reduction 11 with 7 rules applied. Total rules applied 2278 place count 104 transition count 322
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 11 with 14 rules applied. Total rules applied 2292 place count 97 transition count 315
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 11 with 1 rules applied. Total rules applied 2293 place count 96 transition count 314
Applied a total of 2293 rules in 251 ms. Remains 96 /1303 variables (removed 1207) and now considering 314/2922 (removed 2608) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 251 ms. Remains : 96/1303 places, 314/2922 transitions.
[2023-03-19 18:13:59] [INFO ] Flatten gal took : 18 ms
[2023-03-19 18:13:59] [INFO ] Flatten gal took : 20 ms
[2023-03-19 18:13:59] [INFO ] Input system was already deterministic with 314 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1303/1303 places, 2922/2922 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 1284 transition count 2903
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 1284 transition count 2903
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 52 place count 1270 transition count 2889
Iterating global reduction 0 with 14 rules applied. Total rules applied 66 place count 1270 transition count 2889
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 77 place count 1259 transition count 2878
Iterating global reduction 0 with 11 rules applied. Total rules applied 88 place count 1259 transition count 2878
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 89 place count 1259 transition count 2877
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 98 place count 1250 transition count 2868
Iterating global reduction 1 with 9 rules applied. Total rules applied 107 place count 1250 transition count 2868
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 115 place count 1242 transition count 2860
Iterating global reduction 1 with 8 rules applied. Total rules applied 123 place count 1242 transition count 2860
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 131 place count 1234 transition count 2852
Iterating global reduction 1 with 8 rules applied. Total rules applied 139 place count 1234 transition count 2852
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 140 place count 1234 transition count 2851
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 146 place count 1228 transition count 2845
Iterating global reduction 2 with 6 rules applied. Total rules applied 152 place count 1228 transition count 2845
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 157 place count 1223 transition count 2840
Iterating global reduction 2 with 5 rules applied. Total rules applied 162 place count 1223 transition count 2840
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 163 place count 1223 transition count 2839
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 167 place count 1219 transition count 2835
Iterating global reduction 3 with 4 rules applied. Total rules applied 171 place count 1219 transition count 2835
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 172 place count 1219 transition count 2834
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 175 place count 1216 transition count 2831
Iterating global reduction 4 with 3 rules applied. Total rules applied 178 place count 1216 transition count 2831
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 180 place count 1214 transition count 2829
Iterating global reduction 4 with 2 rules applied. Total rules applied 182 place count 1214 transition count 2829
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 184 place count 1212 transition count 2827
Iterating global reduction 4 with 2 rules applied. Total rules applied 186 place count 1212 transition count 2827
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 188 place count 1210 transition count 2825
Iterating global reduction 4 with 2 rules applied. Total rules applied 190 place count 1210 transition count 2825
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 192 place count 1208 transition count 2823
Iterating global reduction 4 with 2 rules applied. Total rules applied 194 place count 1208 transition count 2823
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 196 place count 1206 transition count 2821
Iterating global reduction 4 with 2 rules applied. Total rules applied 198 place count 1206 transition count 2821
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 200 place count 1204 transition count 2819
Iterating global reduction 4 with 2 rules applied. Total rules applied 202 place count 1204 transition count 2819
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 203 place count 1204 transition count 2818
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 204 place count 1203 transition count 2817
Iterating global reduction 5 with 1 rules applied. Total rules applied 205 place count 1203 transition count 2817
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 206 place count 1203 transition count 2816
Applied a total of 206 rules in 1235 ms. Remains 1203 /1303 variables (removed 100) and now considering 2816/2922 (removed 106) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1237 ms. Remains : 1203/1303 places, 2816/2922 transitions.
[2023-03-19 18:14:00] [INFO ] Flatten gal took : 120 ms
[2023-03-19 18:14:00] [INFO ] Flatten gal took : 124 ms
[2023-03-19 18:14:00] [INFO ] Input system was already deterministic with 2816 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1303/1303 places, 2922/2922 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 1282 transition count 2901
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 1282 transition count 2901
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 43 place count 1282 transition count 2900
Discarding 15 places :
Symmetric choice reduction at 1 with 15 rule applications. Total rules 58 place count 1267 transition count 2885
Iterating global reduction 1 with 15 rules applied. Total rules applied 73 place count 1267 transition count 2885
Discarding 14 places :
Symmetric choice reduction at 1 with 14 rule applications. Total rules 87 place count 1253 transition count 2871
Iterating global reduction 1 with 14 rules applied. Total rules applied 101 place count 1253 transition count 2871
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 102 place count 1253 transition count 2870
Discarding 12 places :
Symmetric choice reduction at 2 with 12 rule applications. Total rules 114 place count 1241 transition count 2858
Iterating global reduction 2 with 12 rules applied. Total rules applied 126 place count 1241 transition count 2858
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 137 place count 1230 transition count 2847
Iterating global reduction 2 with 11 rules applied. Total rules applied 148 place count 1230 transition count 2847
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 159 place count 1219 transition count 2836
Iterating global reduction 2 with 11 rules applied. Total rules applied 170 place count 1219 transition count 2836
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 171 place count 1219 transition count 2835
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 178 place count 1212 transition count 2828
Iterating global reduction 3 with 7 rules applied. Total rules applied 185 place count 1212 transition count 2828
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 190 place count 1207 transition count 2823
Iterating global reduction 3 with 5 rules applied. Total rules applied 195 place count 1207 transition count 2823
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 196 place count 1207 transition count 2822
Discarding 4 places :
Symmetric choice reduction at 4 with 4 rule applications. Total rules 200 place count 1203 transition count 2818
Iterating global reduction 4 with 4 rules applied. Total rules applied 204 place count 1203 transition count 2818
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 205 place count 1203 transition count 2817
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 208 place count 1200 transition count 2814
Iterating global reduction 5 with 3 rules applied. Total rules applied 211 place count 1200 transition count 2814
Discarding 2 places :
Symmetric choice reduction at 5 with 2 rule applications. Total rules 213 place count 1198 transition count 2812
Iterating global reduction 5 with 2 rules applied. Total rules applied 215 place count 1198 transition count 2812
Discarding 2 places :
Symmetric choice reduction at 5 with 2 rule applications. Total rules 217 place count 1196 transition count 2810
Iterating global reduction 5 with 2 rules applied. Total rules applied 219 place count 1196 transition count 2810
Discarding 2 places :
Symmetric choice reduction at 5 with 2 rule applications. Total rules 221 place count 1194 transition count 2808
Iterating global reduction 5 with 2 rules applied. Total rules applied 223 place count 1194 transition count 2808
Discarding 2 places :
Symmetric choice reduction at 5 with 2 rule applications. Total rules 225 place count 1192 transition count 2806
Iterating global reduction 5 with 2 rules applied. Total rules applied 227 place count 1192 transition count 2806
Discarding 2 places :
Symmetric choice reduction at 5 with 2 rule applications. Total rules 229 place count 1190 transition count 2804
Iterating global reduction 5 with 2 rules applied. Total rules applied 231 place count 1190 transition count 2804
Discarding 2 places :
Symmetric choice reduction at 5 with 2 rule applications. Total rules 233 place count 1188 transition count 2802
Iterating global reduction 5 with 2 rules applied. Total rules applied 235 place count 1188 transition count 2802
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 236 place count 1188 transition count 2801
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 237 place count 1187 transition count 2800
Iterating global reduction 6 with 1 rules applied. Total rules applied 238 place count 1187 transition count 2800
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 239 place count 1187 transition count 2799
Applied a total of 239 rules in 994 ms. Remains 1187 /1303 variables (removed 116) and now considering 2799/2922 (removed 123) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 995 ms. Remains : 1187/1303 places, 2799/2922 transitions.
[2023-03-19 18:14:02] [INFO ] Flatten gal took : 107 ms
[2023-03-19 18:14:02] [INFO ] Flatten gal took : 116 ms
[2023-03-19 18:14:02] [INFO ] Input system was already deterministic with 2799 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1303/1303 places, 2922/2922 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 1282 transition count 2901
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 1282 transition count 2901
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 43 place count 1282 transition count 2900
Discarding 15 places :
Symmetric choice reduction at 1 with 15 rule applications. Total rules 58 place count 1267 transition count 2885
Iterating global reduction 1 with 15 rules applied. Total rules applied 73 place count 1267 transition count 2885
Discarding 13 places :
Symmetric choice reduction at 1 with 13 rule applications. Total rules 86 place count 1254 transition count 2872
Iterating global reduction 1 with 13 rules applied. Total rules applied 99 place count 1254 transition count 2872
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 100 place count 1254 transition count 2871
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 111 place count 1243 transition count 2860
Iterating global reduction 2 with 11 rules applied. Total rules applied 122 place count 1243 transition count 2860
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 132 place count 1233 transition count 2850
Iterating global reduction 2 with 10 rules applied. Total rules applied 142 place count 1233 transition count 2850
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 152 place count 1223 transition count 2840
Iterating global reduction 2 with 10 rules applied. Total rules applied 162 place count 1223 transition count 2840
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 163 place count 1223 transition count 2839
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 170 place count 1216 transition count 2832
Iterating global reduction 3 with 7 rules applied. Total rules applied 177 place count 1216 transition count 2832
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 182 place count 1211 transition count 2827
Iterating global reduction 3 with 5 rules applied. Total rules applied 187 place count 1211 transition count 2827
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 188 place count 1211 transition count 2826
Discarding 4 places :
Symmetric choice reduction at 4 with 4 rule applications. Total rules 192 place count 1207 transition count 2822
Iterating global reduction 4 with 4 rules applied. Total rules applied 196 place count 1207 transition count 2822
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 197 place count 1207 transition count 2821
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 200 place count 1204 transition count 2818
Iterating global reduction 5 with 3 rules applied. Total rules applied 203 place count 1204 transition count 2818
Discarding 2 places :
Symmetric choice reduction at 5 with 2 rule applications. Total rules 205 place count 1202 transition count 2816
Iterating global reduction 5 with 2 rules applied. Total rules applied 207 place count 1202 transition count 2816
Discarding 2 places :
Symmetric choice reduction at 5 with 2 rule applications. Total rules 209 place count 1200 transition count 2814
Iterating global reduction 5 with 2 rules applied. Total rules applied 211 place count 1200 transition count 2814
Discarding 2 places :
Symmetric choice reduction at 5 with 2 rule applications. Total rules 213 place count 1198 transition count 2812
Iterating global reduction 5 with 2 rules applied. Total rules applied 215 place count 1198 transition count 2812
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 216 place count 1198 transition count 2811
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 217 place count 1197 transition count 2810
Iterating global reduction 6 with 1 rules applied. Total rules applied 218 place count 1197 transition count 2810
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 219 place count 1196 transition count 2809
Iterating global reduction 6 with 1 rules applied. Total rules applied 220 place count 1196 transition count 2809
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 221 place count 1195 transition count 2808
Iterating global reduction 6 with 1 rules applied. Total rules applied 222 place count 1195 transition count 2808
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 223 place count 1194 transition count 2807
Iterating global reduction 6 with 1 rules applied. Total rules applied 224 place count 1194 transition count 2807
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 225 place count 1194 transition count 2806
Applied a total of 225 rules in 1052 ms. Remains 1194 /1303 variables (removed 109) and now considering 2806/2922 (removed 116) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1052 ms. Remains : 1194/1303 places, 2806/2922 transitions.
[2023-03-19 18:14:03] [INFO ] Flatten gal took : 104 ms
[2023-03-19 18:14:03] [INFO ] Flatten gal took : 116 ms
[2023-03-19 18:14:04] [INFO ] Input system was already deterministic with 2806 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1303/1303 places, 2922/2922 transitions.
Graph (trivial) has 1296 edges and 1303 vertex of which 102 / 1303 are part of one of the 17 SCC in 0 ms
Free SCC test removed 85 places
Ensure Unique test removed 97 transitions
Reduce isomorphic transitions removed 97 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 900 transitions
Trivial Post-agglo rules discarded 900 transitions
Performed 900 trivial Post agglomeration. Transition count delta: 900
Iterating post reduction 0 with 900 rules applied. Total rules applied 901 place count 1217 transition count 1924
Reduce places removed 900 places and 0 transitions.
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded 10 transitions
Performed 10 trivial Post agglomeration. Transition count delta: 10
Iterating post reduction 1 with 921 rules applied. Total rules applied 1822 place count 317 transition count 1903
Reduce places removed 10 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 11 rules applied. Total rules applied 1833 place count 307 transition count 1902
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 1834 place count 306 transition count 1902
Performed 71 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 71 Pre rules applied. Total rules applied 1834 place count 306 transition count 1831
Deduced a syphon composed of 71 places in 1 ms
Reduce places removed 71 places and 0 transitions.
Iterating global reduction 4 with 142 rules applied. Total rules applied 1976 place count 235 transition count 1831
Discarding 15 places :
Symmetric choice reduction at 4 with 15 rule applications. Total rules 1991 place count 220 transition count 1816
Iterating global reduction 4 with 15 rules applied. Total rules applied 2006 place count 220 transition count 1816
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 2006 place count 220 transition count 1815
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 2008 place count 219 transition count 1815
Discarding 7 places :
Symmetric choice reduction at 4 with 7 rule applications. Total rules 2015 place count 212 transition count 1808
Iterating global reduction 4 with 7 rules applied. Total rules applied 2022 place count 212 transition count 1808
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 2024 place count 212 transition count 1806
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 2027 place count 209 transition count 1803
Iterating global reduction 5 with 3 rules applied. Total rules applied 2030 place count 209 transition count 1803
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 2031 place count 209 transition count 1802
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 2033 place count 207 transition count 1800
Iterating global reduction 6 with 2 rules applied. Total rules applied 2035 place count 207 transition count 1800
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 2036 place count 207 transition count 1799
Performed 38 Post agglomeration using F-continuation condition.Transition count delta: 38
Deduced a syphon composed of 38 places in 1 ms
Reduce places removed 38 places and 0 transitions.
Iterating global reduction 7 with 76 rules applied. Total rules applied 2112 place count 169 transition count 1761
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 7 with 5 rules applied. Total rules applied 2117 place count 169 transition count 1756
Discarding 35 places :
Symmetric choice reduction at 8 with 35 rule applications. Total rules 2152 place count 134 transition count 397
Iterating global reduction 8 with 35 rules applied. Total rules applied 2187 place count 134 transition count 397
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Iterating post reduction 8 with 17 rules applied. Total rules applied 2204 place count 134 transition count 380
Discarding 18 places :
Symmetric choice reduction at 9 with 18 rule applications. Total rules 2222 place count 116 transition count 356
Iterating global reduction 9 with 18 rules applied. Total rules applied 2240 place count 116 transition count 356
Discarding 18 places :
Symmetric choice reduction at 9 with 18 rule applications. Total rules 2258 place count 98 transition count 332
Iterating global reduction 9 with 18 rules applied. Total rules applied 2276 place count 98 transition count 332
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 9 with 7 rules applied. Total rules applied 2283 place count 98 transition count 325
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 2285 place count 97 transition count 324
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 2286 place count 96 transition count 318
Iterating global reduction 10 with 1 rules applied. Total rules applied 2287 place count 96 transition count 318
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 10 with 1 rules applied. Total rules applied 2288 place count 96 transition count 317
Drop transitions removed 6 transitions
Redundant transition composition rules discarded 6 transitions
Iterating global reduction 11 with 6 rules applied. Total rules applied 2294 place count 96 transition count 311
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 11 with 12 rules applied. Total rules applied 2306 place count 90 transition count 305
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 11 with 1 rules applied. Total rules applied 2307 place count 89 transition count 304
Applied a total of 2307 rules in 255 ms. Remains 89 /1303 variables (removed 1214) and now considering 304/2922 (removed 2618) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 256 ms. Remains : 89/1303 places, 304/2922 transitions.
[2023-03-19 18:14:04] [INFO ] Flatten gal took : 16 ms
[2023-03-19 18:14:04] [INFO ] Flatten gal took : 16 ms
[2023-03-19 18:14:04] [INFO ] Input system was already deterministic with 304 transitions.
Incomplete random walk after 10000 steps, including 762 resets, run finished after 43 ms. (steps per millisecond=232 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 77 resets, run finished after 7 ms. (steps per millisecond=1428 ) properties (out of 1) seen :0
Finished probabilistic random walk after 167732 steps, run visited all 1 properties in 500 ms. (steps per millisecond=335 )
Probabilistic random walk after 167732 steps, saw 38703 distinct states, run finished after 501 ms. (steps per millisecond=334 ) properties seen :1
FORMULA StigmergyCommit-PT-05b-CTLFireability-08 TRUE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
Starting structural reductions in LTL mode, iteration 0 : 1303/1303 places, 2922/2922 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 1283 transition count 2902
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 1283 transition count 2902
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 41 place count 1283 transition count 2901
Discarding 14 places :
Symmetric choice reduction at 1 with 14 rule applications. Total rules 55 place count 1269 transition count 2887
Iterating global reduction 1 with 14 rules applied. Total rules applied 69 place count 1269 transition count 2887
Discarding 12 places :
Symmetric choice reduction at 1 with 12 rule applications. Total rules 81 place count 1257 transition count 2875
Iterating global reduction 1 with 12 rules applied. Total rules applied 93 place count 1257 transition count 2875
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 94 place count 1257 transition count 2874
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 104 place count 1247 transition count 2864
Iterating global reduction 2 with 10 rules applied. Total rules applied 114 place count 1247 transition count 2864
Discarding 9 places :
Symmetric choice reduction at 2 with 9 rule applications. Total rules 123 place count 1238 transition count 2855
Iterating global reduction 2 with 9 rules applied. Total rules applied 132 place count 1238 transition count 2855
Discarding 9 places :
Symmetric choice reduction at 2 with 9 rule applications. Total rules 141 place count 1229 transition count 2846
Iterating global reduction 2 with 9 rules applied. Total rules applied 150 place count 1229 transition count 2846
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 151 place count 1229 transition count 2845
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 158 place count 1222 transition count 2838
Iterating global reduction 3 with 7 rules applied. Total rules applied 165 place count 1222 transition count 2838
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 170 place count 1217 transition count 2833
Iterating global reduction 3 with 5 rules applied. Total rules applied 175 place count 1217 transition count 2833
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 176 place count 1217 transition count 2832
Discarding 4 places :
Symmetric choice reduction at 4 with 4 rule applications. Total rules 180 place count 1213 transition count 2828
Iterating global reduction 4 with 4 rules applied. Total rules applied 184 place count 1213 transition count 2828
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 187 place count 1210 transition count 2825
Iterating global reduction 4 with 3 rules applied. Total rules applied 190 place count 1210 transition count 2825
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 192 place count 1208 transition count 2823
Iterating global reduction 4 with 2 rules applied. Total rules applied 194 place count 1208 transition count 2823
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 196 place count 1206 transition count 2821
Iterating global reduction 4 with 2 rules applied. Total rules applied 198 place count 1206 transition count 2821
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 200 place count 1204 transition count 2819
Iterating global reduction 4 with 2 rules applied. Total rules applied 202 place count 1204 transition count 2819
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 203 place count 1204 transition count 2818
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 204 place count 1203 transition count 2817
Iterating global reduction 5 with 1 rules applied. Total rules applied 205 place count 1203 transition count 2817
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 206 place count 1202 transition count 2816
Iterating global reduction 5 with 1 rules applied. Total rules applied 207 place count 1202 transition count 2816
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 208 place count 1201 transition count 2815
Iterating global reduction 5 with 1 rules applied. Total rules applied 209 place count 1201 transition count 2815
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 210 place count 1201 transition count 2814
Applied a total of 210 rules in 961 ms. Remains 1201 /1303 variables (removed 102) and now considering 2814/2922 (removed 108) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 961 ms. Remains : 1201/1303 places, 2814/2922 transitions.
[2023-03-19 18:14:05] [INFO ] Flatten gal took : 106 ms
[2023-03-19 18:14:06] [INFO ] Flatten gal took : 115 ms
[2023-03-19 18:14:06] [INFO ] Input system was already deterministic with 2814 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1303/1303 places, 2922/2922 transitions.
Discarding 22 places :
Symmetric choice reduction at 0 with 22 rule applications. Total rules 22 place count 1281 transition count 2900
Iterating global reduction 0 with 22 rules applied. Total rules applied 44 place count 1281 transition count 2900
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 45 place count 1281 transition count 2899
Discarding 16 places :
Symmetric choice reduction at 1 with 16 rule applications. Total rules 61 place count 1265 transition count 2883
Iterating global reduction 1 with 16 rules applied. Total rules applied 77 place count 1265 transition count 2883
Discarding 14 places :
Symmetric choice reduction at 1 with 14 rule applications. Total rules 91 place count 1251 transition count 2869
Iterating global reduction 1 with 14 rules applied. Total rules applied 105 place count 1251 transition count 2869
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 106 place count 1251 transition count 2868
Discarding 12 places :
Symmetric choice reduction at 2 with 12 rule applications. Total rules 118 place count 1239 transition count 2856
Iterating global reduction 2 with 12 rules applied. Total rules applied 130 place count 1239 transition count 2856
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 141 place count 1228 transition count 2845
Iterating global reduction 2 with 11 rules applied. Total rules applied 152 place count 1228 transition count 2845
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 163 place count 1217 transition count 2834
Iterating global reduction 2 with 11 rules applied. Total rules applied 174 place count 1217 transition count 2834
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 175 place count 1217 transition count 2833
Discarding 8 places :
Symmetric choice reduction at 3 with 8 rule applications. Total rules 183 place count 1209 transition count 2825
Iterating global reduction 3 with 8 rules applied. Total rules applied 191 place count 1209 transition count 2825
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 197 place count 1203 transition count 2819
Iterating global reduction 3 with 6 rules applied. Total rules applied 203 place count 1203 transition count 2819
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 204 place count 1203 transition count 2818
Discarding 5 places :
Symmetric choice reduction at 4 with 5 rule applications. Total rules 209 place count 1198 transition count 2813
Iterating global reduction 4 with 5 rules applied. Total rules applied 214 place count 1198 transition count 2813
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 215 place count 1198 transition count 2812
Discarding 4 places :
Symmetric choice reduction at 5 with 4 rule applications. Total rules 219 place count 1194 transition count 2808
Iterating global reduction 5 with 4 rules applied. Total rules applied 223 place count 1194 transition count 2808
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 226 place count 1191 transition count 2805
Iterating global reduction 5 with 3 rules applied. Total rules applied 229 place count 1191 transition count 2805
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 232 place count 1188 transition count 2802
Iterating global reduction 5 with 3 rules applied. Total rules applied 235 place count 1188 transition count 2802
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 238 place count 1185 transition count 2799
Iterating global reduction 5 with 3 rules applied. Total rules applied 241 place count 1185 transition count 2799
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 242 place count 1185 transition count 2798
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 244 place count 1183 transition count 2796
Iterating global reduction 6 with 2 rules applied. Total rules applied 246 place count 1183 transition count 2796
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 248 place count 1181 transition count 2794
Iterating global reduction 6 with 2 rules applied. Total rules applied 250 place count 1181 transition count 2794
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 252 place count 1179 transition count 2792
Iterating global reduction 6 with 2 rules applied. Total rules applied 254 place count 1179 transition count 2792
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 255 place count 1179 transition count 2791
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 256 place count 1178 transition count 2790
Iterating global reduction 7 with 1 rules applied. Total rules applied 257 place count 1178 transition count 2790
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 258 place count 1178 transition count 2789
Applied a total of 258 rules in 1068 ms. Remains 1178 /1303 variables (removed 125) and now considering 2789/2922 (removed 133) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1068 ms. Remains : 1178/1303 places, 2789/2922 transitions.
[2023-03-19 18:14:07] [INFO ] Flatten gal took : 132 ms
[2023-03-19 18:14:07] [INFO ] Flatten gal took : 109 ms
[2023-03-19 18:14:07] [INFO ] Input system was already deterministic with 2789 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1303/1303 places, 2922/2922 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 1282 transition count 2901
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 1282 transition count 2901
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 43 place count 1282 transition count 2900
Discarding 15 places :
Symmetric choice reduction at 1 with 15 rule applications. Total rules 58 place count 1267 transition count 2885
Iterating global reduction 1 with 15 rules applied. Total rules applied 73 place count 1267 transition count 2885
Discarding 13 places :
Symmetric choice reduction at 1 with 13 rule applications. Total rules 86 place count 1254 transition count 2872
Iterating global reduction 1 with 13 rules applied. Total rules applied 99 place count 1254 transition count 2872
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 100 place count 1254 transition count 2871
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 111 place count 1243 transition count 2860
Iterating global reduction 2 with 11 rules applied. Total rules applied 122 place count 1243 transition count 2860
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 133 place count 1232 transition count 2849
Iterating global reduction 2 with 11 rules applied. Total rules applied 144 place count 1232 transition count 2849
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 155 place count 1221 transition count 2838
Iterating global reduction 2 with 11 rules applied. Total rules applied 166 place count 1221 transition count 2838
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 167 place count 1221 transition count 2837
Discarding 8 places :
Symmetric choice reduction at 3 with 8 rule applications. Total rules 175 place count 1213 transition count 2829
Iterating global reduction 3 with 8 rules applied. Total rules applied 183 place count 1213 transition count 2829
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 188 place count 1208 transition count 2824
Iterating global reduction 3 with 5 rules applied. Total rules applied 193 place count 1208 transition count 2824
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 194 place count 1208 transition count 2823
Discarding 4 places :
Symmetric choice reduction at 4 with 4 rule applications. Total rules 198 place count 1204 transition count 2819
Iterating global reduction 4 with 4 rules applied. Total rules applied 202 place count 1204 transition count 2819
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 203 place count 1204 transition count 2818
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 206 place count 1201 transition count 2815
Iterating global reduction 5 with 3 rules applied. Total rules applied 209 place count 1201 transition count 2815
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 212 place count 1198 transition count 2812
Iterating global reduction 5 with 3 rules applied. Total rules applied 215 place count 1198 transition count 2812
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 218 place count 1195 transition count 2809
Iterating global reduction 5 with 3 rules applied. Total rules applied 221 place count 1195 transition count 2809
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 224 place count 1192 transition count 2806
Iterating global reduction 5 with 3 rules applied. Total rules applied 227 place count 1192 transition count 2806
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 228 place count 1192 transition count 2805
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 230 place count 1190 transition count 2803
Iterating global reduction 6 with 2 rules applied. Total rules applied 232 place count 1190 transition count 2803
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 234 place count 1188 transition count 2801
Iterating global reduction 6 with 2 rules applied. Total rules applied 236 place count 1188 transition count 2801
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 238 place count 1186 transition count 2799
Iterating global reduction 6 with 2 rules applied. Total rules applied 240 place count 1186 transition count 2799
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 241 place count 1186 transition count 2798
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 242 place count 1185 transition count 2797
Iterating global reduction 7 with 1 rules applied. Total rules applied 243 place count 1185 transition count 2797
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 244 place count 1185 transition count 2796
Applied a total of 244 rules in 999 ms. Remains 1185 /1303 variables (removed 118) and now considering 2796/2922 (removed 126) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1000 ms. Remains : 1185/1303 places, 2796/2922 transitions.
[2023-03-19 18:14:09] [INFO ] Flatten gal took : 102 ms
[2023-03-19 18:14:09] [INFO ] Flatten gal took : 113 ms
[2023-03-19 18:14:09] [INFO ] Input system was already deterministic with 2796 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1303/1303 places, 2922/2922 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 1283 transition count 2902
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 1283 transition count 2902
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 41 place count 1283 transition count 2901
Discarding 15 places :
Symmetric choice reduction at 1 with 15 rule applications. Total rules 56 place count 1268 transition count 2886
Iterating global reduction 1 with 15 rules applied. Total rules applied 71 place count 1268 transition count 2886
Discarding 14 places :
Symmetric choice reduction at 1 with 14 rule applications. Total rules 85 place count 1254 transition count 2872
Iterating global reduction 1 with 14 rules applied. Total rules applied 99 place count 1254 transition count 2872
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 100 place count 1254 transition count 2871
Discarding 12 places :
Symmetric choice reduction at 2 with 12 rule applications. Total rules 112 place count 1242 transition count 2859
Iterating global reduction 2 with 12 rules applied. Total rules applied 124 place count 1242 transition count 2859
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 135 place count 1231 transition count 2848
Iterating global reduction 2 with 11 rules applied. Total rules applied 146 place count 1231 transition count 2848
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 157 place count 1220 transition count 2837
Iterating global reduction 2 with 11 rules applied. Total rules applied 168 place count 1220 transition count 2837
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 169 place count 1220 transition count 2836
Discarding 8 places :
Symmetric choice reduction at 3 with 8 rule applications. Total rules 177 place count 1212 transition count 2828
Iterating global reduction 3 with 8 rules applied. Total rules applied 185 place count 1212 transition count 2828
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 191 place count 1206 transition count 2822
Iterating global reduction 3 with 6 rules applied. Total rules applied 197 place count 1206 transition count 2822
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 198 place count 1206 transition count 2821
Discarding 5 places :
Symmetric choice reduction at 4 with 5 rule applications. Total rules 203 place count 1201 transition count 2816
Iterating global reduction 4 with 5 rules applied. Total rules applied 208 place count 1201 transition count 2816
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 209 place count 1201 transition count 2815
Discarding 4 places :
Symmetric choice reduction at 5 with 4 rule applications. Total rules 213 place count 1197 transition count 2811
Iterating global reduction 5 with 4 rules applied. Total rules applied 217 place count 1197 transition count 2811
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 220 place count 1194 transition count 2808
Iterating global reduction 5 with 3 rules applied. Total rules applied 223 place count 1194 transition count 2808
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 226 place count 1191 transition count 2805
Iterating global reduction 5 with 3 rules applied. Total rules applied 229 place count 1191 transition count 2805
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 232 place count 1188 transition count 2802
Iterating global reduction 5 with 3 rules applied. Total rules applied 235 place count 1188 transition count 2802
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 236 place count 1188 transition count 2801
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 238 place count 1186 transition count 2799
Iterating global reduction 6 with 2 rules applied. Total rules applied 240 place count 1186 transition count 2799
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 242 place count 1184 transition count 2797
Iterating global reduction 6 with 2 rules applied. Total rules applied 244 place count 1184 transition count 2797
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 246 place count 1182 transition count 2795
Iterating global reduction 6 with 2 rules applied. Total rules applied 248 place count 1182 transition count 2795
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 249 place count 1182 transition count 2794
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 250 place count 1181 transition count 2793
Iterating global reduction 7 with 1 rules applied. Total rules applied 251 place count 1181 transition count 2793
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 252 place count 1181 transition count 2792
Applied a total of 252 rules in 1120 ms. Remains 1181 /1303 variables (removed 122) and now considering 2792/2922 (removed 130) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1120 ms. Remains : 1181/1303 places, 2792/2922 transitions.
[2023-03-19 18:14:10] [INFO ] Flatten gal took : 117 ms
[2023-03-19 18:14:10] [INFO ] Flatten gal took : 120 ms
[2023-03-19 18:14:10] [INFO ] Input system was already deterministic with 2792 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1303/1303 places, 2922/2922 transitions.
Graph (trivial) has 1292 edges and 1303 vertex of which 105 / 1303 are part of one of the 18 SCC in 1 ms
Free SCC test removed 87 places
Ensure Unique test removed 99 transitions
Reduce isomorphic transitions removed 99 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 894 transitions
Trivial Post-agglo rules discarded 894 transitions
Performed 894 trivial Post agglomeration. Transition count delta: 894
Iterating post reduction 0 with 894 rules applied. Total rules applied 895 place count 1215 transition count 1928
Reduce places removed 894 places and 0 transitions.
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded 10 transitions
Performed 10 trivial Post agglomeration. Transition count delta: 10
Iterating post reduction 1 with 915 rules applied. Total rules applied 1810 place count 321 transition count 1907
Reduce places removed 10 places and 0 transitions.
Iterating post reduction 2 with 10 rules applied. Total rules applied 1820 place count 311 transition count 1907
Performed 71 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 71 Pre rules applied. Total rules applied 1820 place count 311 transition count 1836
Deduced a syphon composed of 71 places in 1 ms
Reduce places removed 71 places and 0 transitions.
Iterating global reduction 3 with 142 rules applied. Total rules applied 1962 place count 240 transition count 1836
Discarding 16 places :
Symmetric choice reduction at 3 with 16 rule applications. Total rules 1978 place count 224 transition count 1820
Iterating global reduction 3 with 16 rules applied. Total rules applied 1994 place count 224 transition count 1820
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 1994 place count 224 transition count 1819
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 1996 place count 223 transition count 1819
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 2003 place count 216 transition count 1812
Iterating global reduction 3 with 7 rules applied. Total rules applied 2010 place count 216 transition count 1812
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 2012 place count 216 transition count 1810
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 2015 place count 213 transition count 1807
Iterating global reduction 4 with 3 rules applied. Total rules applied 2018 place count 213 transition count 1807
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 2019 place count 213 transition count 1806
Discarding 2 places :
Symmetric choice reduction at 5 with 2 rule applications. Total rules 2021 place count 211 transition count 1804
Iterating global reduction 5 with 2 rules applied. Total rules applied 2023 place count 211 transition count 1804
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 2024 place count 211 transition count 1803
Performed 38 Post agglomeration using F-continuation condition.Transition count delta: 38
Deduced a syphon composed of 38 places in 0 ms
Reduce places removed 38 places and 0 transitions.
Iterating global reduction 6 with 76 rules applied. Total rules applied 2100 place count 173 transition count 1765
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 6 with 5 rules applied. Total rules applied 2105 place count 173 transition count 1760
Discarding 30 places :
Symmetric choice reduction at 7 with 30 rule applications. Total rules 2135 place count 143 transition count 823
Iterating global reduction 7 with 30 rules applied. Total rules applied 2165 place count 143 transition count 823
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 7 with 12 rules applied. Total rules applied 2177 place count 143 transition count 811
Discarding 18 places :
Symmetric choice reduction at 8 with 18 rule applications. Total rules 2195 place count 125 transition count 787
Iterating global reduction 8 with 18 rules applied. Total rules applied 2213 place count 125 transition count 787
Discarding 18 places :
Symmetric choice reduction at 8 with 18 rule applications. Total rules 2231 place count 107 transition count 763
Iterating global reduction 8 with 18 rules applied. Total rules applied 2249 place count 107 transition count 763
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 8 with 7 rules applied. Total rules applied 2256 place count 107 transition count 756
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 2258 place count 106 transition count 755
Discarding 1 places :
Symmetric choice reduction at 9 with 1 rule applications. Total rules 2259 place count 105 transition count 749
Iterating global reduction 9 with 1 rules applied. Total rules applied 2260 place count 105 transition count 749
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 9 with 1 rules applied. Total rules applied 2261 place count 105 transition count 748
Drop transitions removed 6 transitions
Redundant transition composition rules discarded 6 transitions
Iterating global reduction 10 with 6 rules applied. Total rules applied 2267 place count 105 transition count 742
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 10 with 12 rules applied. Total rules applied 2279 place count 99 transition count 736
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 10 with 1 rules applied. Total rules applied 2280 place count 98 transition count 735
Applied a total of 2280 rules in 324 ms. Remains 98 /1303 variables (removed 1205) and now considering 735/2922 (removed 2187) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 324 ms. Remains : 98/1303 places, 735/2922 transitions.
[2023-03-19 18:14:11] [INFO ] Flatten gal took : 50 ms
[2023-03-19 18:14:11] [INFO ] Flatten gal took : 55 ms
[2023-03-19 18:14:11] [INFO ] Input system was already deterministic with 735 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1303/1303 places, 2922/2922 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 1282 transition count 2901
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 1282 transition count 2901
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 43 place count 1282 transition count 2900
Discarding 15 places :
Symmetric choice reduction at 1 with 15 rule applications. Total rules 58 place count 1267 transition count 2885
Iterating global reduction 1 with 15 rules applied. Total rules applied 73 place count 1267 transition count 2885
Discarding 13 places :
Symmetric choice reduction at 1 with 13 rule applications. Total rules 86 place count 1254 transition count 2872
Iterating global reduction 1 with 13 rules applied. Total rules applied 99 place count 1254 transition count 2872
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 100 place count 1254 transition count 2871
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 111 place count 1243 transition count 2860
Iterating global reduction 2 with 11 rules applied. Total rules applied 122 place count 1243 transition count 2860
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 132 place count 1233 transition count 2850
Iterating global reduction 2 with 10 rules applied. Total rules applied 142 place count 1233 transition count 2850
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 152 place count 1223 transition count 2840
Iterating global reduction 2 with 10 rules applied. Total rules applied 162 place count 1223 transition count 2840
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 163 place count 1223 transition count 2839
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 170 place count 1216 transition count 2832
Iterating global reduction 3 with 7 rules applied. Total rules applied 177 place count 1216 transition count 2832
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 183 place count 1210 transition count 2826
Iterating global reduction 3 with 6 rules applied. Total rules applied 189 place count 1210 transition count 2826
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 190 place count 1210 transition count 2825
Discarding 5 places :
Symmetric choice reduction at 4 with 5 rule applications. Total rules 195 place count 1205 transition count 2820
Iterating global reduction 4 with 5 rules applied. Total rules applied 200 place count 1205 transition count 2820
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 201 place count 1205 transition count 2819
Discarding 4 places :
Symmetric choice reduction at 5 with 4 rule applications. Total rules 205 place count 1201 transition count 2815
Iterating global reduction 5 with 4 rules applied. Total rules applied 209 place count 1201 transition count 2815
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 212 place count 1198 transition count 2812
Iterating global reduction 5 with 3 rules applied. Total rules applied 215 place count 1198 transition count 2812
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 218 place count 1195 transition count 2809
Iterating global reduction 5 with 3 rules applied. Total rules applied 221 place count 1195 transition count 2809
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 224 place count 1192 transition count 2806
Iterating global reduction 5 with 3 rules applied. Total rules applied 227 place count 1192 transition count 2806
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 228 place count 1192 transition count 2805
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 230 place count 1190 transition count 2803
Iterating global reduction 6 with 2 rules applied. Total rules applied 232 place count 1190 transition count 2803
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 234 place count 1188 transition count 2801
Iterating global reduction 6 with 2 rules applied. Total rules applied 236 place count 1188 transition count 2801
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 238 place count 1186 transition count 2799
Iterating global reduction 6 with 2 rules applied. Total rules applied 240 place count 1186 transition count 2799
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 241 place count 1186 transition count 2798
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 242 place count 1185 transition count 2797
Iterating global reduction 7 with 1 rules applied. Total rules applied 243 place count 1185 transition count 2797
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 244 place count 1185 transition count 2796
Applied a total of 244 rules in 1055 ms. Remains 1185 /1303 variables (removed 118) and now considering 2796/2922 (removed 126) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1055 ms. Remains : 1185/1303 places, 2796/2922 transitions.
[2023-03-19 18:14:12] [INFO ] Flatten gal took : 101 ms
[2023-03-19 18:14:12] [INFO ] Flatten gal took : 113 ms
[2023-03-19 18:14:13] [INFO ] Input system was already deterministic with 2796 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1303/1303 places, 2922/2922 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 1282 transition count 2901
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 1282 transition count 2901
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 43 place count 1282 transition count 2900
Discarding 15 places :
Symmetric choice reduction at 1 with 15 rule applications. Total rules 58 place count 1267 transition count 2885
Iterating global reduction 1 with 15 rules applied. Total rules applied 73 place count 1267 transition count 2885
Discarding 13 places :
Symmetric choice reduction at 1 with 13 rule applications. Total rules 86 place count 1254 transition count 2872
Iterating global reduction 1 with 13 rules applied. Total rules applied 99 place count 1254 transition count 2872
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 100 place count 1254 transition count 2871
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 111 place count 1243 transition count 2860
Iterating global reduction 2 with 11 rules applied. Total rules applied 122 place count 1243 transition count 2860
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 132 place count 1233 transition count 2850
Iterating global reduction 2 with 10 rules applied. Total rules applied 142 place count 1233 transition count 2850
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 152 place count 1223 transition count 2840
Iterating global reduction 2 with 10 rules applied. Total rules applied 162 place count 1223 transition count 2840
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 163 place count 1223 transition count 2839
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 170 place count 1216 transition count 2832
Iterating global reduction 3 with 7 rules applied. Total rules applied 177 place count 1216 transition count 2832
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 182 place count 1211 transition count 2827
Iterating global reduction 3 with 5 rules applied. Total rules applied 187 place count 1211 transition count 2827
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 188 place count 1211 transition count 2826
Discarding 4 places :
Symmetric choice reduction at 4 with 4 rule applications. Total rules 192 place count 1207 transition count 2822
Iterating global reduction 4 with 4 rules applied. Total rules applied 196 place count 1207 transition count 2822
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 197 place count 1207 transition count 2821
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 200 place count 1204 transition count 2818
Iterating global reduction 5 with 3 rules applied. Total rules applied 203 place count 1204 transition count 2818
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 206 place count 1201 transition count 2815
Iterating global reduction 5 with 3 rules applied. Total rules applied 209 place count 1201 transition count 2815
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 212 place count 1198 transition count 2812
Iterating global reduction 5 with 3 rules applied. Total rules applied 215 place count 1198 transition count 2812
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 218 place count 1195 transition count 2809
Iterating global reduction 5 with 3 rules applied. Total rules applied 221 place count 1195 transition count 2809
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 222 place count 1195 transition count 2808
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 224 place count 1193 transition count 2806
Iterating global reduction 6 with 2 rules applied. Total rules applied 226 place count 1193 transition count 2806
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 228 place count 1191 transition count 2804
Iterating global reduction 6 with 2 rules applied. Total rules applied 230 place count 1191 transition count 2804
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 232 place count 1189 transition count 2802
Iterating global reduction 6 with 2 rules applied. Total rules applied 234 place count 1189 transition count 2802
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 235 place count 1189 transition count 2801
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 236 place count 1188 transition count 2800
Iterating global reduction 7 with 1 rules applied. Total rules applied 237 place count 1188 transition count 2800
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 238 place count 1188 transition count 2799
Applied a total of 238 rules in 1042 ms. Remains 1188 /1303 variables (removed 115) and now considering 2799/2922 (removed 123) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1042 ms. Remains : 1188/1303 places, 2799/2922 transitions.
[2023-03-19 18:14:14] [INFO ] Flatten gal took : 100 ms
[2023-03-19 18:14:14] [INFO ] Flatten gal took : 112 ms
[2023-03-19 18:14:14] [INFO ] Input system was already deterministic with 2799 transitions.
[2023-03-19 18:14:14] [INFO ] Flatten gal took : 163 ms
[2023-03-19 18:14:14] [INFO ] Flatten gal took : 130 ms
[2023-03-19 18:14:14] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 5 ms.
[2023-03-19 18:14:14] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1303 places, 2922 transitions and 21262 arcs took 29 ms.
Total runtime 128708 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT StigmergyCommit-PT-05b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/372
CTLFireability
FORMULA StigmergyCommit-PT-05b-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-05b-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-05b-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-05b-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-05b-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-05b-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-05b-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-05b-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-05b-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679250423732
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/372/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/372/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/372/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 7 (type EXCL) for 6 StigmergyCommit-PT-05b-CTLFireability-02
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-03: DISJ 0 1 0 0 2 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 1/223 1/32 StigmergyCommit-PT-05b-CTLFireability-02 12496 m, 2499 m/sec, 36287 t fired, .
Time elapsed: 18 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-03: DISJ 0 1 0 0 2 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 6/223 2/32 StigmergyCommit-PT-05b-CTLFireability-02 222835 m, 42067 m/sec, 805286 t fired, .
Time elapsed: 23 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 52 (type FNDP) for 9 StigmergyCommit-PT-05b-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type EQUN) for 9 StigmergyCommit-PT-05b-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 55 (type SRCH) for 9 StigmergyCommit-PT-05b-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 55 (type SRCH) for StigmergyCommit-PT-05b-CTLFireability-03
lola: result : unknown
lola: time used : 1.000000
lola: memory pages used : 1
lola: FINISHED task # 52 (type FNDP) for StigmergyCommit-PT-05b-CTLFireability-03
lola: result : true
lola: fired transitions : 16
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: CANCELED task # 53 (type EQUN) for StigmergyCommit-PT-05b-CTLFireability-03 (obsolete)
sara: try reading problem file /home/mcc/execution/372/CTLFireability-53.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 53 (type EQUN) for StigmergyCommit-PT-05b-CTLFireability-03
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 11/255 4/32 StigmergyCommit-PT-05b-CTLFireability-02 672100 m, 89853 m/sec, 2829932 t fired, .
Time elapsed: 28 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 16/255 6/32 StigmergyCommit-PT-05b-CTLFireability-02 1114885 m, 88557 m/sec, 5060836 t fired, .
Time elapsed: 33 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 21/255 7/32 StigmergyCommit-PT-05b-CTLFireability-02 1494280 m, 75879 m/sec, 7255731 t fired, .
Time elapsed: 38 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 7 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-02
lola: result : false
lola: markings : 1855438
lola: fired transitions : 9175512
lola: time used : 25.000000
lola: memory pages used : 9
lola: LAUNCH task # 47 (type EXCL) for 46 StigmergyCommit-PT-05b-CTLFireability-15
lola: time limit : 273 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 1/273 1/32 StigmergyCommit-PT-05b-CTLFireability-15 23165 m, 4633 m/sec, 36371 t fired, .
Time elapsed: 43 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 6/273 4/32 StigmergyCommit-PT-05b-CTLFireability-15 257973 m, 46961 m/sec, 491365 t fired, .
Time elapsed: 48 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 11/273 5/32 StigmergyCommit-PT-05b-CTLFireability-15 487197 m, 45844 m/sec, 935911 t fired, .
Time elapsed: 53 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 16/273 8/32 StigmergyCommit-PT-05b-CTLFireability-15 736808 m, 49922 m/sec, 1424671 t fired, .
Time elapsed: 58 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 21/273 10/32 StigmergyCommit-PT-05b-CTLFireability-15 955245 m, 43687 m/sec, 1925808 t fired, .
Time elapsed: 63 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 26/273 11/32 StigmergyCommit-PT-05b-CTLFireability-15 1138540 m, 36659 m/sec, 2374586 t fired, .
Time elapsed: 68 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 31/273 12/32 StigmergyCommit-PT-05b-CTLFireability-15 1358395 m, 43971 m/sec, 2866645 t fired, .
Time elapsed: 73 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 36/273 14/32 StigmergyCommit-PT-05b-CTLFireability-15 1594848 m, 47290 m/sec, 3336561 t fired, .
Time elapsed: 78 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 41/273 16/32 StigmergyCommit-PT-05b-CTLFireability-15 1824038 m, 45838 m/sec, 3754169 t fired, .
Time elapsed: 83 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 46/273 18/32 StigmergyCommit-PT-05b-CTLFireability-15 2070709 m, 49334 m/sec, 4214949 t fired, .
Time elapsed: 88 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 51/273 19/32 StigmergyCommit-PT-05b-CTLFireability-15 2241070 m, 34072 m/sec, 4688365 t fired, .
Time elapsed: 93 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 56/273 20/32 StigmergyCommit-PT-05b-CTLFireability-15 2426760 m, 37138 m/sec, 5123671 t fired, .
Time elapsed: 98 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 61/273 22/32 StigmergyCommit-PT-05b-CTLFireability-15 2611705 m, 36989 m/sec, 5582370 t fired, .
Time elapsed: 103 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 66/273 23/32 StigmergyCommit-PT-05b-CTLFireability-15 2808847 m, 39428 m/sec, 5999481 t fired, .
Time elapsed: 108 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 71/273 25/32 StigmergyCommit-PT-05b-CTLFireability-15 3023129 m, 42856 m/sec, 6449149 t fired, .
Time elapsed: 113 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 76/273 26/32 StigmergyCommit-PT-05b-CTLFireability-15 3152861 m, 25946 m/sec, 6851275 t fired, .
Time elapsed: 118 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 81/273 27/32 StigmergyCommit-PT-05b-CTLFireability-15 3272550 m, 23937 m/sec, 7286811 t fired, .
Time elapsed: 123 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 86/273 28/32 StigmergyCommit-PT-05b-CTLFireability-15 3415378 m, 28565 m/sec, 7735557 t fired, .
Time elapsed: 128 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 91/273 29/32 StigmergyCommit-PT-05b-CTLFireability-15 3622562 m, 41436 m/sec, 8185059 t fired, .
Time elapsed: 133 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 96/273 31/32 StigmergyCommit-PT-05b-CTLFireability-15 3828869 m, 41261 m/sec, 8625853 t fired, .
Time elapsed: 138 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 101/273 32/32 StigmergyCommit-PT-05b-CTLFireability-15 4013561 m, 36938 m/sec, 9061718 t fired, .
Time elapsed: 143 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 47 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 148 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 44 (type EXCL) for 43 StigmergyCommit-PT-05b-CTLFireability-14
lola: time limit : 287 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-14
lola: result : true
lola: markings : 2740
lola: fired transitions : 10236
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 StigmergyCommit-PT-05b-CTLFireability-12
lola: time limit : 313 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 5/313 2/32 StigmergyCommit-PT-05b-CTLFireability-12 125428 m, 25085 m/sec, 490289 t fired, .
Time elapsed: 153 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 10/313 3/32 StigmergyCommit-PT-05b-CTLFireability-12 246493 m, 24213 m/sec, 1017175 t fired, .
Time elapsed: 158 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 15/313 5/32 StigmergyCommit-PT-05b-CTLFireability-12 377080 m, 26117 m/sec, 1534265 t fired, .
Time elapsed: 163 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 20/313 6/32 StigmergyCommit-PT-05b-CTLFireability-12 508060 m, 26196 m/sec, 2048379 t fired, .
Time elapsed: 168 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 25/313 6/32 StigmergyCommit-PT-05b-CTLFireability-12 631863 m, 24760 m/sec, 2544198 t fired, .
Time elapsed: 173 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 30/313 7/32 StigmergyCommit-PT-05b-CTLFireability-12 760368 m, 25701 m/sec, 3052248 t fired, .
Time elapsed: 178 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 35/313 9/32 StigmergyCommit-PT-05b-CTLFireability-12 894009 m, 26728 m/sec, 3572897 t fired, .
Time elapsed: 183 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 40/313 10/32 StigmergyCommit-PT-05b-CTLFireability-12 1007222 m, 22642 m/sec, 4067463 t fired, .
Time elapsed: 188 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 45/313 11/32 StigmergyCommit-PT-05b-CTLFireability-12 1120770 m, 22709 m/sec, 4582715 t fired, .
Time elapsed: 193 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 50/313 12/32 StigmergyCommit-PT-05b-CTLFireability-12 1237939 m, 23433 m/sec, 5094372 t fired, .
Time elapsed: 198 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 55/313 13/32 StigmergyCommit-PT-05b-CTLFireability-12 1350415 m, 22495 m/sec, 5603546 t fired, .
Time elapsed: 203 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 60/313 13/32 StigmergyCommit-PT-05b-CTLFireability-12 1475940 m, 25105 m/sec, 6135216 t fired, .
Time elapsed: 208 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 65/313 14/32 StigmergyCommit-PT-05b-CTLFireability-12 1604159 m, 25643 m/sec, 6649813 t fired, .
Time elapsed: 213 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 70/313 15/32 StigmergyCommit-PT-05b-CTLFireability-12 1718228 m, 22813 m/sec, 7108103 t fired, .
Time elapsed: 218 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 75/313 16/32 StigmergyCommit-PT-05b-CTLFireability-12 1839566 m, 24267 m/sec, 7593973 t fired, .
Time elapsed: 223 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 80/313 17/32 StigmergyCommit-PT-05b-CTLFireability-12 1969180 m, 25922 m/sec, 8084975 t fired, .
Time elapsed: 228 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 85/313 18/32 StigmergyCommit-PT-05b-CTLFireability-12 2094709 m, 25105 m/sec, 8538936 t fired, .
Time elapsed: 233 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 90/313 19/32 StigmergyCommit-PT-05b-CTLFireability-12 2218311 m, 24720 m/sec, 9046664 t fired, .
Time elapsed: 238 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 95/313 20/32 StigmergyCommit-PT-05b-CTLFireability-12 2319035 m, 20144 m/sec, 9566043 t fired, .
Time elapsed: 243 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 100/313 21/32 StigmergyCommit-PT-05b-CTLFireability-12 2417027 m, 19598 m/sec, 10057695 t fired, .
Time elapsed: 248 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 105/313 22/32 StigmergyCommit-PT-05b-CTLFireability-12 2523983 m, 21391 m/sec, 10553908 t fired, .
Time elapsed: 253 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 110/313 22/32 StigmergyCommit-PT-05b-CTLFireability-12 2629534 m, 21110 m/sec, 11040987 t fired, .
Time elapsed: 258 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 115/313 23/32 StigmergyCommit-PT-05b-CTLFireability-12 2750995 m, 24292 m/sec, 11552012 t fired, .
Time elapsed: 263 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 120/313 24/32 StigmergyCommit-PT-05b-CTLFireability-12 2843574 m, 18515 m/sec, 11986695 t fired, .
Time elapsed: 268 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 125/313 25/32 StigmergyCommit-PT-05b-CTLFireability-12 2963229 m, 23931 m/sec, 12484340 t fired, .
Time elapsed: 273 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 130/313 26/32 StigmergyCommit-PT-05b-CTLFireability-12 3085605 m, 24475 m/sec, 12980679 t fired, .
Time elapsed: 278 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 135/313 27/32 StigmergyCommit-PT-05b-CTLFireability-12 3201410 m, 23161 m/sec, 13463991 t fired, .
Time elapsed: 283 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 140/313 27/32 StigmergyCommit-PT-05b-CTLFireability-12 3316801 m, 23078 m/sec, 13927014 t fired, .
Time elapsed: 288 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 145/313 28/32 StigmergyCommit-PT-05b-CTLFireability-12 3408750 m, 18389 m/sec, 14365234 t fired, .
Time elapsed: 293 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 150/313 29/32 StigmergyCommit-PT-05b-CTLFireability-12 3485106 m, 15271 m/sec, 14800814 t fired, .
Time elapsed: 298 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 155/313 29/32 StigmergyCommit-PT-05b-CTLFireability-12 3560599 m, 15098 m/sec, 15230226 t fired, .
Time elapsed: 303 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 160/313 30/32 StigmergyCommit-PT-05b-CTLFireability-12 3645328 m, 16945 m/sec, 15676818 t fired, .
Time elapsed: 308 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 165/313 30/32 StigmergyCommit-PT-05b-CTLFireability-12 3737759 m, 18486 m/sec, 16102419 t fired, .
Time elapsed: 313 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 170/313 31/32 StigmergyCommit-PT-05b-CTLFireability-12 3843994 m, 21247 m/sec, 16550877 t fired, .
Time elapsed: 318 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 175/313 32/32 StigmergyCommit-PT-05b-CTLFireability-12 3958519 m, 22905 m/sec, 17008995 t fired, .
Time elapsed: 323 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 38 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 328 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 32 (type EXCL) for 31 StigmergyCommit-PT-05b-CTLFireability-10
lola: time limit : 327 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/327 4/32 StigmergyCommit-PT-05b-CTLFireability-10 299617 m, 59923 m/sec, 467902 t fired, .
Time elapsed: 333 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/327 7/32 StigmergyCommit-PT-05b-CTLFireability-10 625247 m, 65126 m/sec, 969999 t fired, .
Time elapsed: 338 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 15/327 11/32 StigmergyCommit-PT-05b-CTLFireability-10 947302 m, 64411 m/sec, 1472883 t fired, .
Time elapsed: 343 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 20/327 14/32 StigmergyCommit-PT-05b-CTLFireability-10 1257109 m, 61961 m/sec, 1971763 t fired, .
Time elapsed: 348 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 25/327 16/32 StigmergyCommit-PT-05b-CTLFireability-10 1499365 m, 48451 m/sec, 2476216 t fired, .
Time elapsed: 353 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 30/327 19/32 StigmergyCommit-PT-05b-CTLFireability-10 1758273 m, 51781 m/sec, 2973242 t fired, .
Time elapsed: 358 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 35/327 22/32 StigmergyCommit-PT-05b-CTLFireability-10 2041024 m, 56550 m/sec, 3480587 t fired, .
Time elapsed: 363 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 40/327 25/32 StigmergyCommit-PT-05b-CTLFireability-10 2320494 m, 55894 m/sec, 3983932 t fired, .
Time elapsed: 368 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 45/327 28/32 StigmergyCommit-PT-05b-CTLFireability-10 2600355 m, 55972 m/sec, 4484545 t fired, .
Time elapsed: 373 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 50/327 32/32 StigmergyCommit-PT-05b-CTLFireability-10 2869060 m, 53741 m/sec, 4965712 t fired, .
Time elapsed: 378 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 32 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 383 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 29 (type EXCL) for 28 StigmergyCommit-PT-05b-CTLFireability-09
lola: time limit : 357 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-09
lola: result : true
lola: markings : 201
lola: fired transitions : 401
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 StigmergyCommit-PT-05b-CTLFireability-07
lola: time limit : 402 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/402 3/32 StigmergyCommit-PT-05b-CTLFireability-07 222965 m, 44593 m/sec, 431503 t fired, .
Time elapsed: 388 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/402 5/32 StigmergyCommit-PT-05b-CTLFireability-07 468798 m, 49166 m/sec, 895845 t fired, .
Time elapsed: 393 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 15/402 7/32 StigmergyCommit-PT-05b-CTLFireability-07 679401 m, 42120 m/sec, 1365792 t fired, .
Time elapsed: 398 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 20/402 9/32 StigmergyCommit-PT-05b-CTLFireability-07 920440 m, 48207 m/sec, 1841291 t fired, .
Time elapsed: 403 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 25/402 11/32 StigmergyCommit-PT-05b-CTLFireability-07 1116301 m, 39172 m/sec, 2329840 t fired, .
Time elapsed: 408 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 30/402 12/32 StigmergyCommit-PT-05b-CTLFireability-07 1311774 m, 39094 m/sec, 2800288 t fired, .
Time elapsed: 413 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 35/402 14/32 StigmergyCommit-PT-05b-CTLFireability-07 1537750 m, 45195 m/sec, 3276092 t fired, .
Time elapsed: 418 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 40/402 15/32 StigmergyCommit-PT-05b-CTLFireability-07 1746328 m, 41715 m/sec, 3733331 t fired, .
Time elapsed: 423 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 45/402 17/32 StigmergyCommit-PT-05b-CTLFireability-07 1979848 m, 46704 m/sec, 4174390 t fired, .
Time elapsed: 428 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 50/402 19/32 StigmergyCommit-PT-05b-CTLFireability-07 2218636 m, 47757 m/sec, 4621045 t fired, .
Time elapsed: 433 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 55/402 20/32 StigmergyCommit-PT-05b-CTLFireability-07 2380438 m, 32360 m/sec, 5098587 t fired, .
Time elapsed: 438 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 60/402 21/32 StigmergyCommit-PT-05b-CTLFireability-07 2541882 m, 32288 m/sec, 5556439 t fired, .
Time elapsed: 443 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 65/402 23/32 StigmergyCommit-PT-05b-CTLFireability-07 2732928 m, 38209 m/sec, 6007778 t fired, .
Time elapsed: 448 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 70/402 24/32 StigmergyCommit-PT-05b-CTLFireability-07 2904348 m, 34284 m/sec, 6432768 t fired, .
Time elapsed: 453 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 75/402 25/32 StigmergyCommit-PT-05b-CTLFireability-07 3101833 m, 39497 m/sec, 6850921 t fired, .
Time elapsed: 458 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 80/402 27/32 StigmergyCommit-PT-05b-CTLFireability-07 3296328 m, 38899 m/sec, 7258844 t fired, .
Time elapsed: 463 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 85/402 28/32 StigmergyCommit-PT-05b-CTLFireability-07 3435482 m, 27830 m/sec, 7648377 t fired, .
Time elapsed: 468 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 90/402 29/32 StigmergyCommit-PT-05b-CTLFireability-07 3548858 m, 22675 m/sec, 8069586 t fired, .
Time elapsed: 473 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 95/402 30/32 StigmergyCommit-PT-05b-CTLFireability-07 3675815 m, 25391 m/sec, 8479917 t fired, .
Time elapsed: 478 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 100/402 31/32 StigmergyCommit-PT-05b-CTLFireability-07 3851415 m, 35120 m/sec, 8878147 t fired, .
Time elapsed: 483 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 105/402 32/32 StigmergyCommit-PT-05b-CTLFireability-07 4047870 m, 39291 m/sec, 9289932 t fired, .
Time elapsed: 488 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 26 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 493 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 23 (type EXCL) for 22 StigmergyCommit-PT-05b-CTLFireability-06
lola: time limit : 443 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-06
lola: result : false
lola: markings : 952
lola: fired transitions : 1205
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 19 StigmergyCommit-PT-05b-CTLFireability-05
lola: time limit : 517 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-05
lola: result : true
lola: markings : 201
lola: fired transitions : 401
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 StigmergyCommit-PT-05b-CTLFireability-00
lola: time limit : 621 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/621 3/32 StigmergyCommit-PT-05b-CTLFireability-00 229326 m, 45865 m/sec, 441588 t fired, .
Time elapsed: 498 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/621 5/32 StigmergyCommit-PT-05b-CTLFireability-00 473507 m, 48836 m/sec, 911285 t fired, .
Time elapsed: 503 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/621 7/32 StigmergyCommit-PT-05b-CTLFireability-00 707043 m, 46707 m/sec, 1377151 t fired, .
Time elapsed: 508 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/621 9/32 StigmergyCommit-PT-05b-CTLFireability-00 927770 m, 44145 m/sec, 1858745 t fired, .
Time elapsed: 513 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/621 11/32 StigmergyCommit-PT-05b-CTLFireability-00 1119748 m, 38395 m/sec, 2346641 t fired, .
Time elapsed: 518 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/621 12/32 StigmergyCommit-PT-05b-CTLFireability-00 1314471 m, 38944 m/sec, 2815701 t fired, .
Time elapsed: 523 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/621 14/32 StigmergyCommit-PT-05b-CTLFireability-00 1540456 m, 45197 m/sec, 3292057 t fired, .
Time elapsed: 528 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/621 15/32 StigmergyCommit-PT-05b-CTLFireability-00 1762133 m, 44335 m/sec, 3743848 t fired, .
Time elapsed: 533 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/621 17/32 StigmergyCommit-PT-05b-CTLFireability-00 1981774 m, 43928 m/sec, 4186342 t fired, .
Time elapsed: 538 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/621 19/32 StigmergyCommit-PT-05b-CTLFireability-00 2222262 m, 48097 m/sec, 4633413 t fired, .
Time elapsed: 543 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/621 20/32 StigmergyCommit-PT-05b-CTLFireability-00 2384363 m, 32420 m/sec, 5089199 t fired, .
Time elapsed: 548 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/621 21/32 StigmergyCommit-PT-05b-CTLFireability-00 2574511 m, 38029 m/sec, 5539820 t fired, .
Time elapsed: 553 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/621 23/32 StigmergyCommit-PT-05b-CTLFireability-00 2741672 m, 33432 m/sec, 5969202 t fired, .
Time elapsed: 558 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/621 24/32 StigmergyCommit-PT-05b-CTLFireability-00 2938639 m, 39393 m/sec, 6382116 t fired, .
Time elapsed: 563 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/621 26/32 StigmergyCommit-PT-05b-CTLFireability-00 3134185 m, 39109 m/sec, 6788789 t fired, .
Time elapsed: 568 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 80/621 27/32 StigmergyCommit-PT-05b-CTLFireability-00 3274385 m, 28040 m/sec, 7169700 t fired, .
Time elapsed: 573 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 85/621 27/32 StigmergyCommit-PT-05b-CTLFireability-00 3385622 m, 22247 m/sec, 7586795 t fired, .
Time elapsed: 578 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 90/621 28/32 StigmergyCommit-PT-05b-CTLFireability-00 3502780 m, 23431 m/sec, 7990429 t fired, .
Time elapsed: 583 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 95/621 29/32 StigmergyCommit-PT-05b-CTLFireability-00 3671114 m, 33666 m/sec, 8398232 t fired, .
Time elapsed: 588 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 100/621 31/32 StigmergyCommit-PT-05b-CTLFireability-00 3860736 m, 37924 m/sec, 8796218 t fired, .
Time elapsed: 593 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 105/621 32/32 StigmergyCommit-PT-05b-CTLFireability-00 4048253 m, 37503 m/sec, 9201153 t fired, .
Time elapsed: 598 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 1 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 603 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 50 (type EXCL) for 34 StigmergyCommit-PT-05b-CTLFireability-11
lola: time limit : 749 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-11
lola: result : true
lola: markings : 51
lola: fired transitions : 50
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 16 StigmergyCommit-PT-05b-CTLFireability-04
lola: time limit : 999 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 5/999 2/32 StigmergyCommit-PT-05b-CTLFireability-04 287434 m, 57486 m/sec, 1313919 t fired, .
Time elapsed: 608 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 10/999 3/32 StigmergyCommit-PT-05b-CTLFireability-04 573368 m, 57186 m/sec, 2746801 t fired, .
Time elapsed: 613 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 15/999 4/32 StigmergyCommit-PT-05b-CTLFireability-04 754107 m, 36147 m/sec, 3624406 t fired, .
Time elapsed: 618 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 20/999 5/32 StigmergyCommit-PT-05b-CTLFireability-04 1102972 m, 69773 m/sec, 5401440 t fired, .
Time elapsed: 623 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 25/999 6/32 StigmergyCommit-PT-05b-CTLFireability-04 1470322 m, 73470 m/sec, 7417132 t fired, .
Time elapsed: 628 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 30/999 7/32 StigmergyCommit-PT-05b-CTLFireability-04 1714062 m, 48748 m/sec, 8861275 t fired, .
Time elapsed: 633 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 35/999 8/32 StigmergyCommit-PT-05b-CTLFireability-04 1972192 m, 51626 m/sec, 10267435 t fired, .
Time elapsed: 638 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 40/999 10/32 StigmergyCommit-PT-05b-CTLFireability-04 2257369 m, 57035 m/sec, 11846335 t fired, .
Time elapsed: 643 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 45/999 11/32 StigmergyCommit-PT-05b-CTLFireability-04 2490049 m, 46536 m/sec, 13495981 t fired, .
Time elapsed: 648 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 50/999 12/32 StigmergyCommit-PT-05b-CTLFireability-04 2729868 m, 47963 m/sec, 14820320 t fired, .
Time elapsed: 653 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 55/999 13/32 StigmergyCommit-PT-05b-CTLFireability-04 2991440 m, 52314 m/sec, 16467071 t fired, .
Time elapsed: 658 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 60/999 14/32 StigmergyCommit-PT-05b-CTLFireability-04 3242240 m, 50160 m/sec, 17968506 t fired, .
Time elapsed: 663 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 65/999 15/32 StigmergyCommit-PT-05b-CTLFireability-04 3503220 m, 52196 m/sec, 19613278 t fired, .
Time elapsed: 668 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 70/999 16/32 StigmergyCommit-PT-05b-CTLFireability-04 3753752 m, 50106 m/sec, 21107761 t fired, .
Time elapsed: 673 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 75/999 17/32 StigmergyCommit-PT-05b-CTLFireability-04 4012473 m, 51744 m/sec, 22740171 t fired, .
Time elapsed: 678 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 80/999 18/32 StigmergyCommit-PT-05b-CTLFireability-04 4255001 m, 48505 m/sec, 24201764 t fired, .
Time elapsed: 683 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 85/999 19/32 StigmergyCommit-PT-05b-CTLFireability-04 4514920 m, 51983 m/sec, 25597747 t fired, .
Time elapsed: 688 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 90/999 20/32 StigmergyCommit-PT-05b-CTLFireability-04 4745559 m, 46127 m/sec, 27076221 t fired, .
Time elapsed: 693 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 95/999 20/32 StigmergyCommit-PT-05b-CTLFireability-04 4968314 m, 44551 m/sec, 28612936 t fired, .
Time elapsed: 698 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 100/999 21/32 StigmergyCommit-PT-05b-CTLFireability-04 5205125 m, 47362 m/sec, 30074930 t fired, .
Time elapsed: 703 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 105/999 22/32 StigmergyCommit-PT-05b-CTLFireability-04 5459563 m, 50887 m/sec, 31631473 t fired, .
Time elapsed: 708 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 110/999 23/32 StigmergyCommit-PT-05b-CTLFireability-04 5727505 m, 53588 m/sec, 33539881 t fired, .
Time elapsed: 713 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 115/999 24/32 StigmergyCommit-PT-05b-CTLFireability-04 5985879 m, 51674 m/sec, 35216870 t fired, .
Time elapsed: 718 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 120/999 25/32 StigmergyCommit-PT-05b-CTLFireability-04 6174535 m, 37731 m/sec, 36646659 t fired, .
Time elapsed: 723 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 125/999 26/32 StigmergyCommit-PT-05b-CTLFireability-04 6377597 m, 40612 m/sec, 38090638 t fired, .
Time elapsed: 728 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 130/999 27/32 StigmergyCommit-PT-05b-CTLFireability-04 6585002 m, 41481 m/sec, 39482157 t fired, .
Time elapsed: 733 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 135/999 28/32 StigmergyCommit-PT-05b-CTLFireability-04 6810315 m, 45062 m/sec, 41087976 t fired, .
Time elapsed: 738 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 140/999 29/32 StigmergyCommit-PT-05b-CTLFireability-04 7061026 m, 50142 m/sec, 42826266 t fired, .
Time elapsed: 743 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 145/999 30/32 StigmergyCommit-PT-05b-CTLFireability-04 7298884 m, 47571 m/sec, 44584197 t fired, .
Time elapsed: 748 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 150/999 31/32 StigmergyCommit-PT-05b-CTLFireability-04 7559998 m, 52222 m/sec, 46510967 t fired, .
Time elapsed: 753 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 155/999 31/32 StigmergyCommit-PT-05b-CTLFireability-04 7747767 m, 37553 m/sec, 47832075 t fired, .
Time elapsed: 758 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 160/999 32/32 StigmergyCommit-PT-05b-CTLFireability-04 7972186 m, 44883 m/sec, 49207817 t fired, .
Time elapsed: 763 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 51 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 768 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 41 (type EXCL) for 40 StigmergyCommit-PT-05b-CTLFireability-13
lola: time limit : 1416 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-13
lola: result : false
lola: markings : 15
lola: fired transitions : 15
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 StigmergyCommit-PT-05b-CTLFireability-01
lola: time limit : 2832 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-01
lola: result : false
lola: markings : 15
lola: fired transitions : 15
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 15
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-00: CTL unknown AGGR
StigmergyCommit-PT-05b-CTLFireability-01: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-04: EFAG unknown AGGR
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-07: CTL unknown AGGR
StigmergyCommit-PT-05b-CTLFireability-09: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-10: CTL unknown AGGR
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL unknown AGGR
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-15: CTL unknown AGGR
Time elapsed: 768 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyCommit-PT-05b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is StigmergyCommit-PT-05b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r455-smll-167912647400450"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/StigmergyCommit-PT-05b.tgz
mv StigmergyCommit-PT-05b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;