Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r455-smll-167912647200281.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is SmartHome-PT-17, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r455-smll-167912647200281
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 560K
-rw-r--r-- 1 mcc users 6.3K Feb 26 05:38 CTLCardinality.txt
-rw-r--r-- 1 mcc users 67K Feb 26 05:38 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K Feb 26 05:38 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Feb 26 05:38 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 17:10 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 17:10 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 17:10 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 17:10 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.5K Feb 26 05:39 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 88K Feb 26 05:39 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.5K Feb 26 05:39 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 85K Feb 26 05:39 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 139K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SmartHome-PT-17-CTLCardinality-00
FORMULA_NAME SmartHome-PT-17-CTLCardinality-01
FORMULA_NAME SmartHome-PT-17-CTLCardinality-02
FORMULA_NAME SmartHome-PT-17-CTLCardinality-03
FORMULA_NAME SmartHome-PT-17-CTLCardinality-04
FORMULA_NAME SmartHome-PT-17-CTLCardinality-05
FORMULA_NAME SmartHome-PT-17-CTLCardinality-06
FORMULA_NAME SmartHome-PT-17-CTLCardinality-07
FORMULA_NAME SmartHome-PT-17-CTLCardinality-08
FORMULA_NAME SmartHome-PT-17-CTLCardinality-09
FORMULA_NAME SmartHome-PT-17-CTLCardinality-10
FORMULA_NAME SmartHome-PT-17-CTLCardinality-11
FORMULA_NAME SmartHome-PT-17-CTLCardinality-12
FORMULA_NAME SmartHome-PT-17-CTLCardinality-13
FORMULA_NAME SmartHome-PT-17-CTLCardinality-14
FORMULA_NAME SmartHome-PT-17-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1679215597862

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SmartHome-PT-17
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 08:46:41] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-19 08:46:41] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 08:46:42] [INFO ] Load time of PNML (sax parser for PT used): 164 ms
[2023-03-19 08:46:42] [INFO ] Transformed 571 places.
[2023-03-19 08:46:42] [INFO ] Transformed 617 transitions.
[2023-03-19 08:46:42] [INFO ] Found NUPN structural information;
[2023-03-19 08:46:42] [INFO ] Parsed PT model containing 571 places and 617 transitions and 1410 arcs in 333 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 25 ms.
Deduced a syphon composed of 176 places in 11 ms
Reduce places removed 176 places and 150 transitions.
FORMULA SmartHome-PT-17-CTLCardinality-09 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 52 out of 395 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 395/395 places, 467/467 transitions.
Reduce places removed 12 places and 0 transitions.
Iterating post reduction 0 with 12 rules applied. Total rules applied 12 place count 383 transition count 467
Discarding 92 places :
Symmetric choice reduction at 1 with 92 rule applications. Total rules 104 place count 291 transition count 375
Iterating global reduction 1 with 92 rules applied. Total rules applied 196 place count 291 transition count 375
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 1 with 8 rules applied. Total rules applied 204 place count 291 transition count 367
Discarding 12 places :
Symmetric choice reduction at 2 with 12 rule applications. Total rules 216 place count 279 transition count 355
Iterating global reduction 2 with 12 rules applied. Total rules applied 228 place count 279 transition count 355
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 239 place count 268 transition count 344
Iterating global reduction 2 with 11 rules applied. Total rules applied 250 place count 268 transition count 344
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 251 place count 268 transition count 343
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 255 place count 264 transition count 339
Iterating global reduction 3 with 4 rules applied. Total rules applied 259 place count 264 transition count 339
Applied a total of 259 rules in 171 ms. Remains 264 /395 variables (removed 131) and now considering 339/467 (removed 128) transitions.
// Phase 1: matrix 339 rows 264 cols
[2023-03-19 08:46:42] [INFO ] Computed 6 place invariants in 34 ms
[2023-03-19 08:46:42] [INFO ] Implicit Places using invariants in 533 ms returned []
[2023-03-19 08:46:42] [INFO ] Invariant cache hit.
[2023-03-19 08:46:43] [INFO ] Implicit Places using invariants and state equation in 398 ms returned []
Implicit Place search using SMT with State Equation took 989 ms to find 0 implicit places.
[2023-03-19 08:46:43] [INFO ] Invariant cache hit.
[2023-03-19 08:46:43] [INFO ] Dead Transitions using invariants and state equation in 358 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 264/395 places, 339/467 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1522 ms. Remains : 264/395 places, 339/467 transitions.
Support contains 52 out of 264 places after structural reductions.
[2023-03-19 08:46:44] [INFO ] Initial state reduction rules for CTL removed 2 formulas.
[2023-03-19 08:46:44] [INFO ] Flatten gal took : 93 ms
[2023-03-19 08:46:44] [INFO ] Initial state reduction rules for CTL removed 2 formulas.
FORMULA SmartHome-PT-17-CTLCardinality-15 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmartHome-PT-17-CTLCardinality-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmartHome-PT-17-CTLCardinality-08 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmartHome-PT-17-CTLCardinality-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 08:46:44] [INFO ] Flatten gal took : 35 ms
[2023-03-19 08:46:44] [INFO ] Input system was already deterministic with 339 transitions.
Support contains 36 out of 264 places (down from 52) after GAL structural reductions.
Finished random walk after 1482 steps, including 6 resets, run visited all 26 properties in 236 ms. (steps per millisecond=6 )
[2023-03-19 08:46:44] [INFO ] Flatten gal took : 25 ms
[2023-03-19 08:46:44] [INFO ] Flatten gal took : 26 ms
[2023-03-19 08:46:44] [INFO ] Input system was already deterministic with 339 transitions.
Computed a total of 56 stabilizing places and 55 stable transitions
Graph (complete) has 402 edges and 264 vertex of which 261 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.10 ms
Starting structural reductions in LTL mode, iteration 0 : 264/264 places, 339/339 transitions.
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 261 transition count 339
Discarding 27 places :
Symmetric choice reduction at 1 with 27 rule applications. Total rules 30 place count 234 transition count 312
Iterating global reduction 1 with 27 rules applied. Total rules applied 57 place count 234 transition count 312
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 59 place count 234 transition count 310
Discarding 13 places :
Symmetric choice reduction at 2 with 13 rule applications. Total rules 72 place count 221 transition count 297
Iterating global reduction 2 with 13 rules applied. Total rules applied 85 place count 221 transition count 297
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 93 place count 213 transition count 289
Iterating global reduction 2 with 8 rules applied. Total rules applied 101 place count 213 transition count 289
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 102 place count 213 transition count 288
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 105 place count 210 transition count 285
Iterating global reduction 3 with 3 rules applied. Total rules applied 108 place count 210 transition count 285
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 109 place count 209 transition count 284
Iterating global reduction 3 with 1 rules applied. Total rules applied 110 place count 209 transition count 284
Applied a total of 110 rules in 54 ms. Remains 209 /264 variables (removed 55) and now considering 284/339 (removed 55) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 54 ms. Remains : 209/264 places, 284/339 transitions.
[2023-03-19 08:46:44] [INFO ] Flatten gal took : 19 ms
[2023-03-19 08:46:44] [INFO ] Flatten gal took : 28 ms
[2023-03-19 08:46:44] [INFO ] Input system was already deterministic with 284 transitions.
Starting structural reductions in LTL mode, iteration 0 : 264/264 places, 339/339 transitions.
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 261 transition count 339
Discarding 27 places :
Symmetric choice reduction at 1 with 27 rule applications. Total rules 30 place count 234 transition count 312
Iterating global reduction 1 with 27 rules applied. Total rules applied 57 place count 234 transition count 312
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 59 place count 234 transition count 310
Discarding 13 places :
Symmetric choice reduction at 2 with 13 rule applications. Total rules 72 place count 221 transition count 297
Iterating global reduction 2 with 13 rules applied. Total rules applied 85 place count 221 transition count 297
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 93 place count 213 transition count 289
Iterating global reduction 2 with 8 rules applied. Total rules applied 101 place count 213 transition count 289
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 102 place count 213 transition count 288
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 105 place count 210 transition count 285
Iterating global reduction 3 with 3 rules applied. Total rules applied 108 place count 210 transition count 285
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 109 place count 209 transition count 284
Iterating global reduction 3 with 1 rules applied. Total rules applied 110 place count 209 transition count 284
Applied a total of 110 rules in 60 ms. Remains 209 /264 variables (removed 55) and now considering 284/339 (removed 55) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 62 ms. Remains : 209/264 places, 284/339 transitions.
[2023-03-19 08:46:44] [INFO ] Flatten gal took : 19 ms
[2023-03-19 08:46:44] [INFO ] Flatten gal took : 18 ms
[2023-03-19 08:46:44] [INFO ] Input system was already deterministic with 284 transitions.
Starting structural reductions in LTL mode, iteration 0 : 264/264 places, 339/339 transitions.
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 262 transition count 339
Discarding 18 places :
Symmetric choice reduction at 1 with 18 rule applications. Total rules 20 place count 244 transition count 321
Iterating global reduction 1 with 18 rules applied. Total rules applied 38 place count 244 transition count 321
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 40 place count 244 transition count 319
Discarding 9 places :
Symmetric choice reduction at 2 with 9 rule applications. Total rules 49 place count 235 transition count 310
Iterating global reduction 2 with 9 rules applied. Total rules applied 58 place count 235 transition count 310
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 64 place count 229 transition count 304
Iterating global reduction 2 with 6 rules applied. Total rules applied 70 place count 229 transition count 304
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 71 place count 229 transition count 303
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 73 place count 227 transition count 301
Iterating global reduction 3 with 2 rules applied. Total rules applied 75 place count 227 transition count 301
Applied a total of 75 rules in 31 ms. Remains 227 /264 variables (removed 37) and now considering 301/339 (removed 38) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 31 ms. Remains : 227/264 places, 301/339 transitions.
[2023-03-19 08:46:45] [INFO ] Flatten gal took : 13 ms
[2023-03-19 08:46:45] [INFO ] Flatten gal took : 13 ms
[2023-03-19 08:46:45] [INFO ] Input system was already deterministic with 301 transitions.
Starting structural reductions in LTL mode, iteration 0 : 264/264 places, 339/339 transitions.
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 261 transition count 339
Discarding 25 places :
Symmetric choice reduction at 1 with 25 rule applications. Total rules 28 place count 236 transition count 314
Iterating global reduction 1 with 25 rules applied. Total rules applied 53 place count 236 transition count 314
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 55 place count 236 transition count 312
Discarding 12 places :
Symmetric choice reduction at 2 with 12 rule applications. Total rules 67 place count 224 transition count 300
Iterating global reduction 2 with 12 rules applied. Total rules applied 79 place count 224 transition count 300
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 87 place count 216 transition count 292
Iterating global reduction 2 with 8 rules applied. Total rules applied 95 place count 216 transition count 292
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 96 place count 216 transition count 291
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 99 place count 213 transition count 288
Iterating global reduction 3 with 3 rules applied. Total rules applied 102 place count 213 transition count 288
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 103 place count 212 transition count 287
Iterating global reduction 3 with 1 rules applied. Total rules applied 104 place count 212 transition count 287
Applied a total of 104 rules in 38 ms. Remains 212 /264 variables (removed 52) and now considering 287/339 (removed 52) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 38 ms. Remains : 212/264 places, 287/339 transitions.
[2023-03-19 08:46:45] [INFO ] Flatten gal took : 12 ms
[2023-03-19 08:46:45] [INFO ] Flatten gal took : 13 ms
[2023-03-19 08:46:45] [INFO ] Input system was already deterministic with 287 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 264/264 places, 339/339 transitions.
Graph (trivial) has 278 edges and 264 vertex of which 149 / 264 are part of one of the 12 SCC in 5 ms
Free SCC test removed 137 places
Ensure Unique test removed 179 transitions
Reduce isomorphic transitions removed 179 transitions.
Graph (complete) has 219 edges and 127 vertex of which 124 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.1 ms
Discarding 3 places :
Also discarding 0 output transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 47 transitions
Trivial Post-agglo rules discarded 47 transitions
Performed 47 trivial Post agglomeration. Transition count delta: 47
Iterating post reduction 0 with 47 rules applied. Total rules applied 49 place count 123 transition count 112
Reduce places removed 47 places and 0 transitions.
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 1 with 58 rules applied. Total rules applied 107 place count 76 transition count 101
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 2 with 5 rules applied. Total rules applied 112 place count 71 transition count 101
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 4 Pre rules applied. Total rules applied 112 place count 71 transition count 97
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 3 with 8 rules applied. Total rules applied 120 place count 67 transition count 97
Discarding 8 places :
Symmetric choice reduction at 3 with 8 rule applications. Total rules 128 place count 59 transition count 87
Iterating global reduction 3 with 8 rules applied. Total rules applied 136 place count 59 transition count 87
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 137 place count 59 transition count 86
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 138 place count 58 transition count 85
Iterating global reduction 4 with 1 rules applied. Total rules applied 139 place count 58 transition count 85
Performed 28 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 28 places in 0 ms
Reduce places removed 28 places and 0 transitions.
Iterating global reduction 4 with 56 rules applied. Total rules applied 195 place count 30 transition count 56
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 196 place count 30 transition count 55
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 197 place count 29 transition count 51
Iterating global reduction 5 with 1 rules applied. Total rules applied 198 place count 29 transition count 51
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 200 place count 28 transition count 50
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 201 place count 27 transition count 46
Iterating global reduction 5 with 1 rules applied. Total rules applied 202 place count 27 transition count 46
Drop transitions removed 13 transitions
Redundant transition composition rules discarded 13 transitions
Iterating global reduction 5 with 13 rules applied. Total rules applied 215 place count 27 transition count 33
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 217 place count 25 transition count 33
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 1 Pre rules applied. Total rules applied 217 place count 25 transition count 32
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 219 place count 24 transition count 32
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 221 place count 22 transition count 28
Iterating global reduction 6 with 2 rules applied. Total rules applied 223 place count 22 transition count 28
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 6 with 1 rules applied. Total rules applied 224 place count 21 transition count 27
Applied a total of 224 rules in 56 ms. Remains 21 /264 variables (removed 243) and now considering 27/339 (removed 312) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 56 ms. Remains : 21/264 places, 27/339 transitions.
[2023-03-19 08:46:45] [INFO ] Flatten gal took : 2 ms
[2023-03-19 08:46:45] [INFO ] Flatten gal took : 2 ms
[2023-03-19 08:46:45] [INFO ] Input system was already deterministic with 27 transitions.
Starting structural reductions in LTL mode, iteration 0 : 264/264 places, 339/339 transitions.
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 262 transition count 339
Discarding 25 places :
Symmetric choice reduction at 1 with 25 rule applications. Total rules 27 place count 237 transition count 314
Iterating global reduction 1 with 25 rules applied. Total rules applied 52 place count 237 transition count 314
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 54 place count 237 transition count 312
Discarding 12 places :
Symmetric choice reduction at 2 with 12 rule applications. Total rules 66 place count 225 transition count 300
Iterating global reduction 2 with 12 rules applied. Total rules applied 78 place count 225 transition count 300
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 85 place count 218 transition count 293
Iterating global reduction 2 with 7 rules applied. Total rules applied 92 place count 218 transition count 293
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 93 place count 218 transition count 292
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 96 place count 215 transition count 289
Iterating global reduction 3 with 3 rules applied. Total rules applied 99 place count 215 transition count 289
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 100 place count 214 transition count 288
Iterating global reduction 3 with 1 rules applied. Total rules applied 101 place count 214 transition count 288
Applied a total of 101 rules in 36 ms. Remains 214 /264 variables (removed 50) and now considering 288/339 (removed 51) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 36 ms. Remains : 214/264 places, 288/339 transitions.
[2023-03-19 08:46:45] [INFO ] Flatten gal took : 12 ms
[2023-03-19 08:46:45] [INFO ] Flatten gal took : 13 ms
[2023-03-19 08:46:45] [INFO ] Input system was already deterministic with 288 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 264/264 places, 339/339 transitions.
Graph (trivial) has 276 edges and 264 vertex of which 139 / 264 are part of one of the 12 SCC in 2 ms
Free SCC test removed 127 places
Ensure Unique test removed 166 transitions
Reduce isomorphic transitions removed 166 transitions.
Graph (complete) has 232 edges and 137 vertex of which 134 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.1 ms
Discarding 3 places :
Also discarding 0 output transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 53 transitions
Trivial Post-agglo rules discarded 53 transitions
Performed 53 trivial Post agglomeration. Transition count delta: 53
Iterating post reduction 0 with 53 rules applied. Total rules applied 55 place count 133 transition count 119
Reduce places removed 53 places and 0 transitions.
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 1 with 67 rules applied. Total rules applied 122 place count 80 transition count 105
Reduce places removed 7 places and 0 transitions.
Iterating post reduction 2 with 7 rules applied. Total rules applied 129 place count 73 transition count 105
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 3 Pre rules applied. Total rules applied 129 place count 73 transition count 102
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 6 rules applied. Total rules applied 135 place count 70 transition count 102
Discarding 8 places :
Symmetric choice reduction at 3 with 8 rule applications. Total rules 143 place count 62 transition count 94
Iterating global reduction 3 with 8 rules applied. Total rules applied 151 place count 62 transition count 94
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 152 place count 62 transition count 93
Performed 29 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 29 places in 0 ms
Reduce places removed 29 places and 0 transitions.
Iterating global reduction 4 with 58 rules applied. Total rules applied 210 place count 33 transition count 63
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 211 place count 33 transition count 62
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 212 place count 32 transition count 58
Iterating global reduction 5 with 1 rules applied. Total rules applied 213 place count 32 transition count 58
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 215 place count 31 transition count 57
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 216 place count 30 transition count 53
Iterating global reduction 5 with 1 rules applied. Total rules applied 217 place count 30 transition count 53
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 5 with 14 rules applied. Total rules applied 231 place count 30 transition count 39
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 233 place count 28 transition count 39
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 1 Pre rules applied. Total rules applied 233 place count 28 transition count 38
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 235 place count 27 transition count 38
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 237 place count 25 transition count 34
Iterating global reduction 6 with 2 rules applied. Total rules applied 239 place count 25 transition count 34
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 6 with 1 rules applied. Total rules applied 240 place count 24 transition count 33
Applied a total of 240 rules in 35 ms. Remains 24 /264 variables (removed 240) and now considering 33/339 (removed 306) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 35 ms. Remains : 24/264 places, 33/339 transitions.
[2023-03-19 08:46:45] [INFO ] Flatten gal took : 2 ms
[2023-03-19 08:46:45] [INFO ] Flatten gal took : 1 ms
[2023-03-19 08:46:45] [INFO ] Input system was already deterministic with 33 transitions.
Starting structural reductions in LTL mode, iteration 0 : 264/264 places, 339/339 transitions.
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 261 transition count 339
Discarding 24 places :
Symmetric choice reduction at 1 with 24 rule applications. Total rules 27 place count 237 transition count 315
Iterating global reduction 1 with 24 rules applied. Total rules applied 51 place count 237 transition count 315
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 53 place count 237 transition count 313
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 64 place count 226 transition count 302
Iterating global reduction 2 with 11 rules applied. Total rules applied 75 place count 226 transition count 302
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 82 place count 219 transition count 295
Iterating global reduction 2 with 7 rules applied. Total rules applied 89 place count 219 transition count 295
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 90 place count 219 transition count 294
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 91 place count 218 transition count 293
Iterating global reduction 3 with 1 rules applied. Total rules applied 92 place count 218 transition count 293
Applied a total of 92 rules in 37 ms. Remains 218 /264 variables (removed 46) and now considering 293/339 (removed 46) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 37 ms. Remains : 218/264 places, 293/339 transitions.
[2023-03-19 08:46:45] [INFO ] Flatten gal took : 11 ms
[2023-03-19 08:46:45] [INFO ] Flatten gal took : 12 ms
[2023-03-19 08:46:45] [INFO ] Input system was already deterministic with 293 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 264/264 places, 339/339 transitions.
Graph (trivial) has 273 edges and 264 vertex of which 139 / 264 are part of one of the 12 SCC in 1 ms
Free SCC test removed 127 places
Ensure Unique test removed 166 transitions
Reduce isomorphic transitions removed 166 transitions.
Graph (complete) has 232 edges and 137 vertex of which 134 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.1 ms
Discarding 3 places :
Also discarding 0 output transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 51 transitions
Trivial Post-agglo rules discarded 51 transitions
Performed 51 trivial Post agglomeration. Transition count delta: 51
Iterating post reduction 0 with 51 rules applied. Total rules applied 53 place count 133 transition count 121
Reduce places removed 51 places and 0 transitions.
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 1 with 65 rules applied. Total rules applied 118 place count 82 transition count 107
Reduce places removed 7 places and 0 transitions.
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Iterating post reduction 2 with 11 rules applied. Total rules applied 129 place count 75 transition count 103
Reduce places removed 4 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 5 rules applied. Total rules applied 134 place count 71 transition count 102
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 3 Pre rules applied. Total rules applied 134 place count 71 transition count 99
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 4 with 6 rules applied. Total rules applied 140 place count 68 transition count 99
Discarding 7 places :
Symmetric choice reduction at 4 with 7 rule applications. Total rules 147 place count 61 transition count 92
Iterating global reduction 4 with 7 rules applied. Total rules applied 154 place count 61 transition count 92
Performed 27 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 27 places in 0 ms
Reduce places removed 27 places and 0 transitions.
Iterating global reduction 4 with 54 rules applied. Total rules applied 208 place count 34 transition count 64
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 209 place count 34 transition count 63
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 211 place count 33 transition count 62
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 212 place count 32 transition count 58
Iterating global reduction 5 with 1 rules applied. Total rules applied 213 place count 32 transition count 58
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 5 with 14 rules applied. Total rules applied 227 place count 32 transition count 44
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 228 place count 31 transition count 44
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 1 Pre rules applied. Total rules applied 228 place count 31 transition count 43
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 230 place count 30 transition count 43
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 232 place count 28 transition count 39
Iterating global reduction 6 with 2 rules applied. Total rules applied 234 place count 28 transition count 39
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 6 with 1 rules applied. Total rules applied 235 place count 27 transition count 38
Applied a total of 235 rules in 33 ms. Remains 27 /264 variables (removed 237) and now considering 38/339 (removed 301) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 33 ms. Remains : 27/264 places, 38/339 transitions.
[2023-03-19 08:46:45] [INFO ] Flatten gal took : 2 ms
[2023-03-19 08:46:45] [INFO ] Flatten gal took : 1 ms
[2023-03-19 08:46:45] [INFO ] Input system was already deterministic with 38 transitions.
Starting structural reductions in LTL mode, iteration 0 : 264/264 places, 339/339 transitions.
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 261 transition count 339
Discarding 26 places :
Symmetric choice reduction at 1 with 26 rule applications. Total rules 29 place count 235 transition count 313
Iterating global reduction 1 with 26 rules applied. Total rules applied 55 place count 235 transition count 313
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 56 place count 235 transition count 312
Discarding 13 places :
Symmetric choice reduction at 2 with 13 rule applications. Total rules 69 place count 222 transition count 299
Iterating global reduction 2 with 13 rules applied. Total rules applied 82 place count 222 transition count 299
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 90 place count 214 transition count 291
Iterating global reduction 2 with 8 rules applied. Total rules applied 98 place count 214 transition count 291
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 99 place count 214 transition count 290
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 102 place count 211 transition count 287
Iterating global reduction 3 with 3 rules applied. Total rules applied 105 place count 211 transition count 287
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 106 place count 210 transition count 286
Iterating global reduction 3 with 1 rules applied. Total rules applied 107 place count 210 transition count 286
Applied a total of 107 rules in 28 ms. Remains 210 /264 variables (removed 54) and now considering 286/339 (removed 53) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 28 ms. Remains : 210/264 places, 286/339 transitions.
[2023-03-19 08:46:45] [INFO ] Flatten gal took : 11 ms
[2023-03-19 08:46:45] [INFO ] Flatten gal took : 10 ms
[2023-03-19 08:46:45] [INFO ] Input system was already deterministic with 286 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 264/264 places, 339/339 transitions.
Graph (trivial) has 275 edges and 264 vertex of which 141 / 264 are part of one of the 12 SCC in 1 ms
Free SCC test removed 129 places
Ensure Unique test removed 169 transitions
Reduce isomorphic transitions removed 169 transitions.
Graph (complete) has 229 edges and 135 vertex of which 132 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.2 ms
Discarding 3 places :
Also discarding 0 output transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 51 transitions
Trivial Post-agglo rules discarded 51 transitions
Performed 51 trivial Post agglomeration. Transition count delta: 51
Iterating post reduction 0 with 51 rules applied. Total rules applied 53 place count 131 transition count 118
Reduce places removed 51 places and 0 transitions.
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 1 with 62 rules applied. Total rules applied 115 place count 80 transition count 107
Reduce places removed 5 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 6 rules applied. Total rules applied 121 place count 75 transition count 106
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 122 place count 74 transition count 106
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 3 Pre rules applied. Total rules applied 122 place count 74 transition count 103
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 4 with 6 rules applied. Total rules applied 128 place count 71 transition count 103
Discarding 10 places :
Symmetric choice reduction at 4 with 10 rule applications. Total rules 138 place count 61 transition count 91
Iterating global reduction 4 with 10 rules applied. Total rules applied 148 place count 61 transition count 91
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 4 with 3 rules applied. Total rules applied 151 place count 61 transition count 88
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 152 place count 60 transition count 88
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 153 place count 59 transition count 87
Iterating global reduction 6 with 1 rules applied. Total rules applied 154 place count 59 transition count 87
Performed 27 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 27 places in 1 ms
Reduce places removed 27 places and 0 transitions.
Iterating global reduction 6 with 54 rules applied. Total rules applied 208 place count 32 transition count 59
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 209 place count 32 transition count 58
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 210 place count 31 transition count 54
Iterating global reduction 7 with 1 rules applied. Total rules applied 211 place count 31 transition count 54
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 213 place count 30 transition count 53
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 214 place count 29 transition count 49
Iterating global reduction 7 with 1 rules applied. Total rules applied 215 place count 29 transition count 49
Drop transitions removed 12 transitions
Redundant transition composition rules discarded 12 transitions
Iterating global reduction 7 with 12 rules applied. Total rules applied 227 place count 29 transition count 37
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 228 place count 28 transition count 37
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 8 with 1 Pre rules applied. Total rules applied 228 place count 28 transition count 36
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 230 place count 27 transition count 36
Discarding 2 places :
Symmetric choice reduction at 8 with 2 rule applications. Total rules 232 place count 25 transition count 32
Iterating global reduction 8 with 2 rules applied. Total rules applied 234 place count 25 transition count 32
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 8 with 1 rules applied. Total rules applied 235 place count 24 transition count 31
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 8 with 1 rules applied. Total rules applied 236 place count 23 transition count 31
Applied a total of 236 rules in 37 ms. Remains 23 /264 variables (removed 241) and now considering 31/339 (removed 308) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 37 ms. Remains : 23/264 places, 31/339 transitions.
[2023-03-19 08:46:45] [INFO ] Flatten gal took : 1 ms
[2023-03-19 08:46:45] [INFO ] Flatten gal took : 1 ms
[2023-03-19 08:46:45] [INFO ] Input system was already deterministic with 31 transitions.
[2023-03-19 08:46:45] [INFO ] Flatten gal took : 13 ms
[2023-03-19 08:46:45] [INFO ] Flatten gal took : 14 ms
[2023-03-19 08:46:45] [INFO ] Export to MCC of 11 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 2 ms.
[2023-03-19 08:46:45] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 264 places, 339 transitions and 748 arcs took 3 ms.
Total runtime 3982 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT SmartHome-PT-17
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375

FORMULA SmartHome-PT-17-CTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-17-CTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-17-CTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-17-CTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-17-CTLCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-17-CTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-17-CTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-17-CTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-17-CTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679215741483

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 41 (type EXCL) for 20 SmartHome-PT-17-CTLCardinality-05
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: LAUNCH task # 44 (type FNDP) for 0 SmartHome-PT-17-CTLCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 44 (type FNDP) for SmartHome-PT-17-CTLCardinality-00
lola: result : true
lola: fired transitions : 18
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 41 (type EXCL) for SmartHome-PT-17-CTLCardinality-05
lola: result : true
lola: markings : 409600
lola: fired transitions : 5086208
lola: time used : 3.000000
lola: memory pages used : 2
lola: LAUNCH task # 36 (type EXCL) for 35 SmartHome-PT-17-CTLCardinality-12
lola: time limit : 326 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for SmartHome-PT-17-CTLCardinality-12
lola: result : true
lola: markings : 1778
lola: fired transitions : 1987
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 SmartHome-PT-17-CTLCardinality-10
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for SmartHome-PT-17-CTLCardinality-10
lola: result : false
lola: markings : 684
lola: fired transitions : 764
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 23 SmartHome-PT-17-CTLCardinality-06
lola: time limit : 399 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-04: DISJ 0 3 0 0 3 0 0 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 2/399 2/32 SmartHome-PT-17-CTLCardinality-06 169442 m, 33888 m/sec, 430373 t fired, .

Time elapsed: 6 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-04: DISJ 0 3 0 0 3 0 0 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 7/399 5/32 SmartHome-PT-17-CTLCardinality-06 653257 m, 96763 m/sec, 2277974 t fired, .

Time elapsed: 11 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-04: DISJ 0 3 0 0 3 0 0 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 12/399 9/32 SmartHome-PT-17-CTLCardinality-06 1307870 m, 130922 m/sec, 4048245 t fired, .

Time elapsed: 16 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-04: DISJ 0 3 0 0 3 0 0 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 17/399 12/32 SmartHome-PT-17-CTLCardinality-06 1857893 m, 110004 m/sec, 5824412 t fired, .

Time elapsed: 21 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-04: DISJ 0 3 0 0 3 0 0 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 22/399 16/32 SmartHome-PT-17-CTLCardinality-06 2389072 m, 106235 m/sec, 7626073 t fired, .

Time elapsed: 26 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-04: DISJ 0 3 0 0 3 0 0 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 27/399 18/32 SmartHome-PT-17-CTLCardinality-06 2831810 m, 88547 m/sec, 9390390 t fired, .

Time elapsed: 31 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-04: DISJ 0 3 0 0 3 0 0 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 32/399 22/32 SmartHome-PT-17-CTLCardinality-06 3352060 m, 104050 m/sec, 11041256 t fired, .

Time elapsed: 36 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-04: DISJ 0 3 0 0 3 0 0 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 37/399 25/32 SmartHome-PT-17-CTLCardinality-06 3957577 m, 121103 m/sec, 12735359 t fired, .

Time elapsed: 41 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-04: DISJ 0 3 0 0 3 0 0 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 42/399 28/32 SmartHome-PT-17-CTLCardinality-06 4345864 m, 77657 m/sec, 14451722 t fired, .

Time elapsed: 46 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-04: DISJ 0 3 0 0 3 0 0 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 47/399 30/32 SmartHome-PT-17-CTLCardinality-06 4746149 m, 80057 m/sec, 16163035 t fired, .

Time elapsed: 51 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-04: DISJ 0 3 0 0 3 0 0 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 52/399 32/32 SmartHome-PT-17-CTLCardinality-06 4980108 m, 46791 m/sec, 17947554 t fired, .

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 24 (type EXCL) for SmartHome-PT-17-CTLCardinality-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-04: DISJ 0 3 0 0 3 0 0 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-17-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 18 (type EXCL) for 9 SmartHome-PT-17-CTLCardinality-04
lola: time limit : 442 sec
lola: memory limit: 32 pages
lola: FINISHED task # 18 (type EXCL) for SmartHome-PT-17-CTLCardinality-04
lola: result : false
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 12 (type EXCL) for 9 SmartHome-PT-17-CTLCardinality-04
lola: time limit : 589 sec
lola: memory limit: 32 pages
lola: FINISHED task # 12 (type EXCL) for SmartHome-PT-17-CTLCardinality-04
lola: result : true
lola: markings : 17
lola: fired transitions : 16
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 SmartHome-PT-17-CTLCardinality-03
lola: time limit : 707 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-04: DISJ true state space /EXEF
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-17-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/707 3/32 SmartHome-PT-17-CTLCardinality-03 408744 m, 81748 m/sec, 1903286 t fired, .

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-04: DISJ true state space /EXEF
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-17-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/707 6/32 SmartHome-PT-17-CTLCardinality-03 908935 m, 100038 m/sec, 3925582 t fired, .

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-04: DISJ true state space /EXEF
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-17-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/707 10/32 SmartHome-PT-17-CTLCardinality-03 1463005 m, 110814 m/sec, 5927019 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-04: DISJ true state space /EXEF
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-17-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/707 13/32 SmartHome-PT-17-CTLCardinality-03 1927467 m, 92892 m/sec, 7906180 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-04: DISJ true state space /EXEF
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-17-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/707 15/32 SmartHome-PT-17-CTLCardinality-03 2352343 m, 84975 m/sec, 9854839 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-04: DISJ true state space /EXEF
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-17-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/707 18/32 SmartHome-PT-17-CTLCardinality-03 2757172 m, 80965 m/sec, 11749919 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-04: DISJ true state space /EXEF
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-17-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/707 20/32 SmartHome-PT-17-CTLCardinality-03 3165593 m, 81684 m/sec, 13659097 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-04: DISJ true state space /EXEF
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-17-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/707 23/32 SmartHome-PT-17-CTLCardinality-03 3601129 m, 87107 m/sec, 15521246 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-04: DISJ true state space /EXEF
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-17-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/707 26/32 SmartHome-PT-17-CTLCardinality-03 4088079 m, 97390 m/sec, 17325883 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-04: DISJ true state space /EXEF
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-17-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/707 28/32 SmartHome-PT-17-CTLCardinality-03 4413847 m, 65153 m/sec, 19204350 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-04: DISJ true state space /EXEF
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-17-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/707 30/32 SmartHome-PT-17-CTLCardinality-03 4767457 m, 70722 m/sec, 21046164 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-04: DISJ true state space /EXEF
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-17-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 60/707 32/32 SmartHome-PT-17-CTLCardinality-03 4974494 m, 41407 m/sec, 22939852 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 7 (type EXCL) for SmartHome-PT-17-CTLCardinality-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-04: DISJ true state space /EXEF
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-17-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-17-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 4 (type EXCL) for 3 SmartHome-PT-17-CTLCardinality-02
lola: time limit : 868 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for SmartHome-PT-17-CTLCardinality-02
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 26 SmartHome-PT-17-CTLCardinality-07
lola: time limit : 1158 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for SmartHome-PT-17-CTLCardinality-07
lola: result : false
lola: markings : 54
lola: fired transitions : 364
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 SmartHome-PT-17-CTLCardinality-13
lola: time limit : 1737 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for SmartHome-PT-17-CTLCardinality-13
lola: result : true
lola: markings : 48
lola: fired transitions : 159
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 SmartHome-PT-17-CTLCardinality-11
lola: time limit : 3474 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-02: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-04: DISJ true state space /EXEF
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-07: AFAG false CTL model checker
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker
SmartHome-PT-17-CTLCardinality-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-17-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-17-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-17-CTLCardinality-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 5/3474 4/32 SmartHome-PT-17-CTLCardinality-11 869184 m, 173836 m/sec, 6555616 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: FINISHED task # 33 (type EXCL) for SmartHome-PT-17-CTLCardinality-11
lola: result : false
lola: markings : 1603580
lola: fired transitions : 12197700
lola: time used : 9.000000
lola: memory pages used : 7
lola: Portfolio finished: no open tasks 11

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-17-CTLCardinality-00: AG NODL false findpath
SmartHome-PT-17-CTLCardinality-02: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-03: CTL unknown AGGR
SmartHome-PT-17-CTLCardinality-04: DISJ true state space /EXEF
SmartHome-PT-17-CTLCardinality-05: EFAG false tscc_search
SmartHome-PT-17-CTLCardinality-06: CTL unknown AGGR
SmartHome-PT-17-CTLCardinality-07: AFAG false CTL model checker
SmartHome-PT-17-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-11: CTL false CTL model checker
SmartHome-PT-17-CTLCardinality-12: CTL true CTL model checker
SmartHome-PT-17-CTLCardinality-13: CTL true CTL model checker


Time elapsed: 135 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmartHome-PT-17"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is SmartHome-PT-17, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r455-smll-167912647200281"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SmartHome-PT-17.tgz
mv SmartHome-PT-17 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;