fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r455-smll-167912647100233
Last Updated
May 14, 2023

About the Execution of LoLa+red for SmartHome-PT-11

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
908.283 129423.00 131277.00 1077.30 TT?FTFFFFFTTT?TT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r455-smll-167912647100233.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is SmartHome-PT-11, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r455-smll-167912647100233
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 568K
-rw-r--r-- 1 mcc users 6.3K Feb 26 05:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 65K Feb 26 05:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Feb 26 05:41 CTLFireability.txt
-rw-r--r-- 1 mcc users 66K Feb 26 05:41 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Feb 25 17:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 17:09 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 17:09 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 17:09 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 05:43 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 133K Feb 26 05:43 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 05:43 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 98K Feb 26 05:43 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:09 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:09 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 71K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SmartHome-PT-11-CTLCardinality-00
FORMULA_NAME SmartHome-PT-11-CTLCardinality-01
FORMULA_NAME SmartHome-PT-11-CTLCardinality-02
FORMULA_NAME SmartHome-PT-11-CTLCardinality-03
FORMULA_NAME SmartHome-PT-11-CTLCardinality-04
FORMULA_NAME SmartHome-PT-11-CTLCardinality-05
FORMULA_NAME SmartHome-PT-11-CTLCardinality-06
FORMULA_NAME SmartHome-PT-11-CTLCardinality-07
FORMULA_NAME SmartHome-PT-11-CTLCardinality-08
FORMULA_NAME SmartHome-PT-11-CTLCardinality-09
FORMULA_NAME SmartHome-PT-11-CTLCardinality-10
FORMULA_NAME SmartHome-PT-11-CTLCardinality-11
FORMULA_NAME SmartHome-PT-11-CTLCardinality-12
FORMULA_NAME SmartHome-PT-11-CTLCardinality-13
FORMULA_NAME SmartHome-PT-11-CTLCardinality-14
FORMULA_NAME SmartHome-PT-11-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1679204016272

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SmartHome-PT-11
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 05:33:39] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-19 05:33:40] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 05:33:40] [INFO ] Load time of PNML (sax parser for PT used): 133 ms
[2023-03-19 05:33:40] [INFO ] Transformed 290 places.
[2023-03-19 05:33:40] [INFO ] Transformed 315 transitions.
[2023-03-19 05:33:40] [INFO ] Found NUPN structural information;
[2023-03-19 05:33:40] [INFO ] Parsed PT model containing 290 places and 315 transitions and 722 arcs in 302 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 25 ms.
Deduced a syphon composed of 66 places in 6 ms
Reduce places removed 66 places and 55 transitions.
Initial state reduction rules removed 1 formulas.
FORMULA SmartHome-PT-11-CTLCardinality-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmartHome-PT-11-CTLCardinality-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmartHome-PT-11-CTLCardinality-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 35 out of 224 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 224/224 places, 260/260 transitions.
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 0 with 9 rules applied. Total rules applied 9 place count 215 transition count 260
Discarding 48 places :
Symmetric choice reduction at 1 with 48 rule applications. Total rules 57 place count 167 transition count 212
Iterating global reduction 1 with 48 rules applied. Total rules applied 105 place count 167 transition count 212
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 109 place count 167 transition count 208
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 117 place count 159 transition count 200
Iterating global reduction 2 with 8 rules applied. Total rules applied 125 place count 159 transition count 200
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 132 place count 152 transition count 193
Iterating global reduction 2 with 7 rules applied. Total rules applied 139 place count 152 transition count 193
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 140 place count 152 transition count 192
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 141 place count 151 transition count 191
Iterating global reduction 3 with 1 rules applied. Total rules applied 142 place count 151 transition count 191
Applied a total of 142 rules in 123 ms. Remains 151 /224 variables (removed 73) and now considering 191/260 (removed 69) transitions.
// Phase 1: matrix 191 rows 151 cols
[2023-03-19 05:33:40] [INFO ] Computed 3 place invariants in 16 ms
[2023-03-19 05:33:40] [INFO ] Implicit Places using invariants in 360 ms returned []
[2023-03-19 05:33:40] [INFO ] Invariant cache hit.
[2023-03-19 05:33:41] [INFO ] Implicit Places using invariants and state equation in 268 ms returned []
Implicit Place search using SMT with State Equation took 686 ms to find 0 implicit places.
[2023-03-19 05:33:41] [INFO ] Invariant cache hit.
[2023-03-19 05:33:41] [INFO ] Dead Transitions using invariants and state equation in 295 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 151/224 places, 191/260 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1111 ms. Remains : 151/224 places, 191/260 transitions.
Support contains 35 out of 151 places after structural reductions.
[2023-03-19 05:33:41] [INFO ] Initial state reduction rules for CTL removed 2 formulas.
[2023-03-19 05:33:41] [INFO ] Flatten gal took : 84 ms
[2023-03-19 05:33:41] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA SmartHome-PT-11-CTLCardinality-04 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmartHome-PT-11-CTLCardinality-03 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmartHome-PT-11-CTLCardinality-01 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 05:33:41] [INFO ] Flatten gal took : 37 ms
[2023-03-19 05:33:42] [INFO ] Input system was already deterministic with 191 transitions.
Support contains 33 out of 151 places (down from 35) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 54 resets, run finished after 440 ms. (steps per millisecond=22 ) properties (out of 22) seen :20
Incomplete Best-First random walk after 10001 steps, including 10 resets, run finished after 63 ms. (steps per millisecond=158 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 12 resets, run finished after 62 ms. (steps per millisecond=161 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
[2023-03-19 05:33:42] [INFO ] Invariant cache hit.
[2023-03-19 05:33:42] [INFO ] [Real]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-19 05:33:42] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-19 05:33:42] [INFO ] After 154ms SMT Verify possible using state equation in real domain returned unsat :0 sat :2
[2023-03-19 05:33:43] [INFO ] After 220ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 41 ms.
[2023-03-19 05:33:43] [INFO ] After 386ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :1 real:1
[2023-03-19 05:33:43] [INFO ] [Nat]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-19 05:33:43] [INFO ] [Nat]Absence check using 2 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-19 05:33:43] [INFO ] After 164ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-19 05:33:43] [INFO ] After 215ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 40 ms.
[2023-03-19 05:33:43] [INFO ] After 366ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Parikh walk visited 0 properties in 11 ms.
Support contains 3 out of 151 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 151/151 places, 191/191 transitions.
Graph (trivial) has 145 edges and 151 vertex of which 65 / 151 are part of one of the 6 SCC in 7 ms
Free SCC test removed 59 places
Drop transitions removed 88 transitions
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 90 transitions.
Graph (complete) has 141 edges and 92 vertex of which 82 are kept as prefixes of interest. Removing 10 places using SCC suffix rule.1 ms
Discarding 10 places :
Also discarding 7 output transitions
Drop transitions removed 7 transitions
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 30 transitions
Trivial Post-agglo rules discarded 30 transitions
Performed 30 trivial Post agglomeration. Transition count delta: 30
Iterating post reduction 0 with 32 rules applied. Total rules applied 34 place count 82 transition count 62
Reduce places removed 30 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 1 with 34 rules applied. Total rules applied 68 place count 52 transition count 58
Reduce places removed 2 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 3 rules applied. Total rules applied 71 place count 50 transition count 57
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 72 place count 49 transition count 57
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 2 Pre rules applied. Total rules applied 72 place count 49 transition count 55
Deduced a syphon composed of 2 places in 11 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 4 with 4 rules applied. Total rules applied 76 place count 47 transition count 55
Discarding 10 places :
Symmetric choice reduction at 4 with 10 rule applications. Total rules 86 place count 37 transition count 45
Iterating global reduction 4 with 10 rules applied. Total rules applied 96 place count 37 transition count 45
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 98 place count 37 transition count 43
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 1 Pre rules applied. Total rules applied 98 place count 37 transition count 42
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 100 place count 36 transition count 42
Graph (complete) has 67 edges and 36 vertex of which 33 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.0 ms
Discarding 3 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 5 with 2 rules applied. Total rules applied 102 place count 33 transition count 40
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 6 with 7 rules applied. Total rules applied 109 place count 32 transition count 34
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 2 Pre rules applied. Total rules applied 109 place count 32 transition count 32
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 7 with 4 rules applied. Total rules applied 113 place count 30 transition count 32
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 114 place count 29 transition count 31
Iterating global reduction 7 with 1 rules applied. Total rules applied 115 place count 29 transition count 31
Performed 13 Post agglomeration using F-continuation condition with reduction of 2 identical transitions.
Deduced a syphon composed of 13 places in 0 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 7 with 26 rules applied. Total rules applied 141 place count 16 transition count 16
Drop transitions removed 4 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 5 transitions.
Graph (complete) has 23 edges and 16 vertex of which 13 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.0 ms
Discarding 3 places :
Also discarding 0 output transitions
Iterating post reduction 7 with 6 rules applied. Total rules applied 147 place count 13 transition count 11
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 8 with 1 rules applied. Total rules applied 148 place count 13 transition count 10
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 9 with 1 rules applied. Total rules applied 149 place count 12 transition count 9
Reduce places removed 2 places and 0 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 9 with 4 rules applied. Total rules applied 153 place count 10 transition count 7
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 10 with 2 rules applied. Total rules applied 155 place count 8 transition count 7
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 11 with 1 Pre rules applied. Total rules applied 155 place count 8 transition count 6
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 11 with 2 rules applied. Total rules applied 157 place count 7 transition count 6
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 11 with 1 rules applied. Total rules applied 158 place count 6 transition count 6
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 12 with 1 Pre rules applied. Total rules applied 158 place count 6 transition count 5
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 12 with 2 rules applied. Total rules applied 160 place count 5 transition count 5
Applied a total of 160 rules in 49 ms. Remains 5 /151 variables (removed 146) and now considering 5/191 (removed 186) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 49 ms. Remains : 5/151 places, 5/191 transitions.
Finished random walk after 4 steps, including 0 resets, run visited all 2 properties in 1 ms. (steps per millisecond=4 )
[2023-03-19 05:33:43] [INFO ] Flatten gal took : 14 ms
[2023-03-19 05:33:43] [INFO ] Flatten gal took : 15 ms
[2023-03-19 05:33:43] [INFO ] Input system was already deterministic with 191 transitions.
Computed a total of 43 stabilizing places and 42 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 151/151 places, 191/191 transitions.
Graph (trivial) has 148 edges and 151 vertex of which 73 / 151 are part of one of the 6 SCC in 0 ms
Free SCC test removed 67 places
Ensure Unique test removed 90 transitions
Reduce isomorphic transitions removed 90 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 30 transitions
Trivial Post-agglo rules discarded 30 transitions
Performed 30 trivial Post agglomeration. Transition count delta: 30
Iterating post reduction 0 with 30 rules applied. Total rules applied 31 place count 83 transition count 70
Reduce places removed 30 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 1 with 34 rules applied. Total rules applied 65 place count 53 transition count 66
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 67 place count 51 transition count 66
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 67 place count 51 transition count 65
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 69 place count 50 transition count 65
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 80 place count 39 transition count 54
Iterating global reduction 3 with 11 rules applied. Total rules applied 91 place count 39 transition count 54
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 93 place count 39 transition count 52
Performed 16 Post agglomeration using F-continuation condition.Transition count delta: 16
Deduced a syphon composed of 16 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 4 with 32 rules applied. Total rules applied 125 place count 23 transition count 36
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 4 with 10 rules applied. Total rules applied 135 place count 23 transition count 26
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 137 place count 21 transition count 26
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 1 Pre rules applied. Total rules applied 137 place count 21 transition count 25
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 139 place count 20 transition count 25
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 5 with 1 rules applied. Total rules applied 140 place count 19 transition count 24
Applied a total of 140 rules in 20 ms. Remains 19 /151 variables (removed 132) and now considering 24/191 (removed 167) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 20 ms. Remains : 19/151 places, 24/191 transitions.
[2023-03-19 05:33:43] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:33:43] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:33:43] [INFO ] Input system was already deterministic with 24 transitions.
Finished random walk after 937 steps, including 119 resets, run visited all 1 properties in 5 ms. (steps per millisecond=187 )
FORMULA SmartHome-PT-11-CTLCardinality-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 151/151 places, 191/191 transitions.
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 12 place count 139 transition count 179
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 139 transition count 179
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 26 place count 139 transition count 177
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 32 place count 133 transition count 171
Iterating global reduction 1 with 6 rules applied. Total rules applied 38 place count 133 transition count 171
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 40 place count 131 transition count 169
Iterating global reduction 1 with 2 rules applied. Total rules applied 42 place count 131 transition count 169
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 43 place count 130 transition count 168
Iterating global reduction 1 with 1 rules applied. Total rules applied 44 place count 130 transition count 168
Applied a total of 44 rules in 13 ms. Remains 130 /151 variables (removed 21) and now considering 168/191 (removed 23) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 130/151 places, 168/191 transitions.
[2023-03-19 05:33:43] [INFO ] Flatten gal took : 10 ms
[2023-03-19 05:33:43] [INFO ] Flatten gal took : 12 ms
[2023-03-19 05:33:43] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in LTL mode, iteration 0 : 151/151 places, 191/191 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 136 transition count 176
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 136 transition count 176
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 32 place count 136 transition count 174
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 40 place count 128 transition count 166
Iterating global reduction 1 with 8 rules applied. Total rules applied 48 place count 128 transition count 166
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 52 place count 124 transition count 162
Iterating global reduction 1 with 4 rules applied. Total rules applied 56 place count 124 transition count 162
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 59 place count 121 transition count 159
Iterating global reduction 1 with 3 rules applied. Total rules applied 62 place count 121 transition count 159
Applied a total of 62 rules in 13 ms. Remains 121 /151 variables (removed 30) and now considering 159/191 (removed 32) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 121/151 places, 159/191 transitions.
[2023-03-19 05:33:43] [INFO ] Flatten gal took : 10 ms
[2023-03-19 05:33:43] [INFO ] Flatten gal took : 11 ms
[2023-03-19 05:33:43] [INFO ] Input system was already deterministic with 159 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 151/151 places, 191/191 transitions.
Graph (trivial) has 143 edges and 151 vertex of which 65 / 151 are part of one of the 6 SCC in 1 ms
Free SCC test removed 59 places
Ensure Unique test removed 80 transitions
Reduce isomorphic transitions removed 80 transitions.
Drop transitions removed 31 transitions
Trivial Post-agglo rules discarded 31 transitions
Performed 31 trivial Post agglomeration. Transition count delta: 31
Iterating post reduction 0 with 31 rules applied. Total rules applied 32 place count 92 transition count 80
Reduce places removed 31 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 1 with 35 rules applied. Total rules applied 67 place count 61 transition count 76
Reduce places removed 2 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 3 rules applied. Total rules applied 70 place count 59 transition count 75
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 71 place count 58 transition count 75
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 2 Pre rules applied. Total rules applied 71 place count 58 transition count 73
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 4 with 4 rules applied. Total rules applied 75 place count 56 transition count 73
Discarding 9 places :
Symmetric choice reduction at 4 with 9 rule applications. Total rules 84 place count 47 transition count 64
Iterating global reduction 4 with 9 rules applied. Total rules applied 93 place count 47 transition count 64
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 95 place count 47 transition count 62
Performed 17 Post agglomeration using F-continuation condition.Transition count delta: 17
Deduced a syphon composed of 17 places in 0 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 5 with 34 rules applied. Total rules applied 129 place count 30 transition count 45
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 5 with 9 rules applied. Total rules applied 138 place count 30 transition count 36
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 139 place count 29 transition count 36
Applied a total of 139 rules in 18 ms. Remains 29 /151 variables (removed 122) and now considering 36/191 (removed 155) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 18 ms. Remains : 29/151 places, 36/191 transitions.
[2023-03-19 05:33:43] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:33:43] [INFO ] Flatten gal took : 3 ms
[2023-03-19 05:33:43] [INFO ] Input system was already deterministic with 36 transitions.
Starting structural reductions in LTL mode, iteration 0 : 151/151 places, 191/191 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 136 transition count 176
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 136 transition count 176
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 32 place count 136 transition count 174
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 40 place count 128 transition count 166
Iterating global reduction 1 with 8 rules applied. Total rules applied 48 place count 128 transition count 166
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 52 place count 124 transition count 162
Iterating global reduction 1 with 4 rules applied. Total rules applied 56 place count 124 transition count 162
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 59 place count 121 transition count 159
Iterating global reduction 1 with 3 rules applied. Total rules applied 62 place count 121 transition count 159
Applied a total of 62 rules in 12 ms. Remains 121 /151 variables (removed 30) and now considering 159/191 (removed 32) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 121/151 places, 159/191 transitions.
[2023-03-19 05:33:43] [INFO ] Flatten gal took : 10 ms
[2023-03-19 05:33:43] [INFO ] Flatten gal took : 11 ms
[2023-03-19 05:33:43] [INFO ] Input system was already deterministic with 159 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 151/151 places, 191/191 transitions.
Graph (trivial) has 139 edges and 151 vertex of which 64 / 151 are part of one of the 6 SCC in 0 ms
Free SCC test removed 58 places
Ensure Unique test removed 79 transitions
Reduce isomorphic transitions removed 79 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 32 transitions
Trivial Post-agglo rules discarded 32 transitions
Performed 32 trivial Post agglomeration. Transition count delta: 32
Iterating post reduction 0 with 32 rules applied. Total rules applied 33 place count 92 transition count 79
Reduce places removed 32 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 1 with 36 rules applied. Total rules applied 69 place count 60 transition count 75
Reduce places removed 2 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 3 rules applied. Total rules applied 72 place count 58 transition count 74
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 73 place count 57 transition count 74
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 2 Pre rules applied. Total rules applied 73 place count 57 transition count 72
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 4 with 4 rules applied. Total rules applied 77 place count 55 transition count 72
Discarding 8 places :
Symmetric choice reduction at 4 with 8 rule applications. Total rules 85 place count 47 transition count 64
Iterating global reduction 4 with 8 rules applied. Total rules applied 93 place count 47 transition count 64
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 94 place count 47 transition count 63
Performed 15 Post agglomeration using F-continuation condition.Transition count delta: 15
Deduced a syphon composed of 15 places in 0 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 5 with 30 rules applied. Total rules applied 124 place count 32 transition count 48
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 5 with 9 rules applied. Total rules applied 133 place count 32 transition count 39
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 134 place count 31 transition count 39
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 1 Pre rules applied. Total rules applied 134 place count 31 transition count 38
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 136 place count 30 transition count 38
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 6 with 1 rules applied. Total rules applied 137 place count 30 transition count 38
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 6 with 1 rules applied. Total rules applied 138 place count 29 transition count 37
Applied a total of 138 rules in 20 ms. Remains 29 /151 variables (removed 122) and now considering 37/191 (removed 154) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 20 ms. Remains : 29/151 places, 37/191 transitions.
[2023-03-19 05:33:43] [INFO ] Flatten gal took : 3 ms
[2023-03-19 05:33:43] [INFO ] Flatten gal took : 3 ms
[2023-03-19 05:33:43] [INFO ] Input system was already deterministic with 37 transitions.
Starting structural reductions in LTL mode, iteration 0 : 151/151 places, 191/191 transitions.
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 14 place count 137 transition count 177
Iterating global reduction 0 with 14 rules applied. Total rules applied 28 place count 137 transition count 177
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 29 place count 137 transition count 176
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 37 place count 129 transition count 168
Iterating global reduction 1 with 8 rules applied. Total rules applied 45 place count 129 transition count 168
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 49 place count 125 transition count 164
Iterating global reduction 1 with 4 rules applied. Total rules applied 53 place count 125 transition count 164
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 56 place count 122 transition count 161
Iterating global reduction 1 with 3 rules applied. Total rules applied 59 place count 122 transition count 161
Applied a total of 59 rules in 12 ms. Remains 122 /151 variables (removed 29) and now considering 161/191 (removed 30) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 122/151 places, 161/191 transitions.
[2023-03-19 05:33:43] [INFO ] Flatten gal took : 10 ms
[2023-03-19 05:33:43] [INFO ] Flatten gal took : 10 ms
[2023-03-19 05:33:43] [INFO ] Input system was already deterministic with 161 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 151/151 places, 191/191 transitions.
Graph (trivial) has 145 edges and 151 vertex of which 71 / 151 are part of one of the 6 SCC in 1 ms
Free SCC test removed 65 places
Ensure Unique test removed 87 transitions
Reduce isomorphic transitions removed 87 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 29 transitions
Trivial Post-agglo rules discarded 29 transitions
Performed 29 trivial Post agglomeration. Transition count delta: 29
Iterating post reduction 0 with 29 rules applied. Total rules applied 30 place count 85 transition count 74
Reduce places removed 29 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 31 rules applied. Total rules applied 61 place count 56 transition count 72
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 62 place count 55 transition count 72
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 3 Pre rules applied. Total rules applied 62 place count 55 transition count 69
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 6 rules applied. Total rules applied 68 place count 52 transition count 69
Discarding 10 places :
Symmetric choice reduction at 3 with 10 rule applications. Total rules 78 place count 42 transition count 59
Iterating global reduction 3 with 10 rules applied. Total rules applied 88 place count 42 transition count 59
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 90 place count 42 transition count 57
Performed 16 Post agglomeration using F-continuation condition.Transition count delta: 16
Deduced a syphon composed of 16 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 4 with 32 rules applied. Total rules applied 122 place count 26 transition count 41
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 4 with 9 rules applied. Total rules applied 131 place count 26 transition count 32
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 132 place count 25 transition count 32
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 1 Pre rules applied. Total rules applied 132 place count 25 transition count 31
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 134 place count 24 transition count 31
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 5 with 1 rules applied. Total rules applied 135 place count 24 transition count 31
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 5 with 1 rules applied. Total rules applied 136 place count 24 transition count 30
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 5 with 1 rules applied. Total rules applied 137 place count 23 transition count 29
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 138 place count 22 transition count 29
Applied a total of 138 rules in 19 ms. Remains 22 /151 variables (removed 129) and now considering 29/191 (removed 162) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 19 ms. Remains : 22/151 places, 29/191 transitions.
[2023-03-19 05:33:43] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:33:43] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:33:43] [INFO ] Input system was already deterministic with 29 transitions.
Starting structural reductions in LTL mode, iteration 0 : 151/151 places, 191/191 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 136 transition count 176
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 136 transition count 176
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 32 place count 136 transition count 174
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 39 place count 129 transition count 167
Iterating global reduction 1 with 7 rules applied. Total rules applied 46 place count 129 transition count 167
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 50 place count 125 transition count 163
Iterating global reduction 1 with 4 rules applied. Total rules applied 54 place count 125 transition count 163
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 57 place count 122 transition count 160
Iterating global reduction 1 with 3 rules applied. Total rules applied 60 place count 122 transition count 160
Applied a total of 60 rules in 18 ms. Remains 122 /151 variables (removed 29) and now considering 160/191 (removed 31) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 122/151 places, 160/191 transitions.
[2023-03-19 05:33:43] [INFO ] Flatten gal took : 8 ms
[2023-03-19 05:33:44] [INFO ] Flatten gal took : 10 ms
[2023-03-19 05:33:44] [INFO ] Input system was already deterministic with 160 transitions.
Starting structural reductions in LTL mode, iteration 0 : 151/151 places, 191/191 transitions.
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 13 place count 138 transition count 178
Iterating global reduction 0 with 13 rules applied. Total rules applied 26 place count 138 transition count 178
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 28 place count 138 transition count 176
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 35 place count 131 transition count 169
Iterating global reduction 1 with 7 rules applied. Total rules applied 42 place count 131 transition count 169
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 45 place count 128 transition count 166
Iterating global reduction 1 with 3 rules applied. Total rules applied 48 place count 128 transition count 166
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 50 place count 126 transition count 164
Iterating global reduction 1 with 2 rules applied. Total rules applied 52 place count 126 transition count 164
Applied a total of 52 rules in 13 ms. Remains 126 /151 variables (removed 25) and now considering 164/191 (removed 27) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 126/151 places, 164/191 transitions.
[2023-03-19 05:33:44] [INFO ] Flatten gal took : 10 ms
[2023-03-19 05:33:44] [INFO ] Flatten gal took : 10 ms
[2023-03-19 05:33:44] [INFO ] Input system was already deterministic with 164 transitions.
[2023-03-19 05:33:44] [INFO ] Flatten gal took : 11 ms
[2023-03-19 05:33:44] [INFO ] Flatten gal took : 11 ms
[2023-03-19 05:33:44] [INFO ] Export to MCC of 9 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 2 ms.
[2023-03-19 05:33:44] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 151 places, 191 transitions and 433 arcs took 1 ms.
Total runtime 4181 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT SmartHome-PT-11
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374

FORMULA SmartHome-PT-11-CTLCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-11-CTLCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-11-CTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-11-CTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-11-CTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-11-CTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-11-CTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679204145695

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: LAUNCH task # 5 (type EXCL) for 0 SmartHome-PT-11-CTLCardinality-02
lola: time limit : 300 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: FINISHED task # 5 (type EXCL) for SmartHome-PT-11-CTLCardinality-02
lola: result : true
lola: markings : 16704
lola: fired transitions : 108304
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 SmartHome-PT-11-CTLCardinality-15
lola: time limit : 400 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for SmartHome-PT-11-CTLCardinality-15
lola: result : true
lola: markings : 13
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 SmartHome-PT-11-CTLCardinality-13
lola: time limit : 450 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLCardinality-15: EXEF true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLCardinality-02: CONJ 0 1 0 0 3 0 0 0
SmartHome-PT-11-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/450 4/32 SmartHome-PT-11-CTLCardinality-13 784457 m, 156891 m/sec, 2673325 t fired, .

Time elapsed: 5 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLCardinality-15: EXEF true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLCardinality-02: CONJ 0 1 0 0 3 0 0 0
SmartHome-PT-11-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/450 8/32 SmartHome-PT-11-CTLCardinality-13 1604635 m, 164035 m/sec, 5550408 t fired, .

Time elapsed: 10 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLCardinality-15: EXEF true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLCardinality-02: CONJ 0 1 0 0 3 0 0 0
SmartHome-PT-11-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 15/450 11/32 SmartHome-PT-11-CTLCardinality-13 2377363 m, 154545 m/sec, 8178564 t fired, .

Time elapsed: 15 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLCardinality-15: EXEF true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLCardinality-02: CONJ 0 1 0 0 3 0 0 0
SmartHome-PT-11-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 20/450 14/32 SmartHome-PT-11-CTLCardinality-13 3079406 m, 140408 m/sec, 10827397 t fired, .

Time elapsed: 20 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLCardinality-15: EXEF true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLCardinality-02: CONJ 0 1 0 0 3 0 0 0
SmartHome-PT-11-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 25/450 17/32 SmartHome-PT-11-CTLCardinality-13 3701277 m, 124374 m/sec, 13382162 t fired, .

Time elapsed: 25 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLCardinality-15: EXEF true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLCardinality-02: CONJ 0 1 0 0 3 0 0 0
SmartHome-PT-11-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 30/450 20/32 SmartHome-PT-11-CTLCardinality-13 4546250 m, 168994 m/sec, 16021293 t fired, .

Time elapsed: 30 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLCardinality-15: EXEF true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLCardinality-02: CONJ 0 1 0 0 3 0 0 0
SmartHome-PT-11-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 35/450 23/32 SmartHome-PT-11-CTLCardinality-13 5213439 m, 133437 m/sec, 18618624 t fired, .

Time elapsed: 35 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLCardinality-15: EXEF true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLCardinality-02: CONJ 0 1 0 0 3 0 0 0
SmartHome-PT-11-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 40/450 26/32 SmartHome-PT-11-CTLCardinality-13 5899056 m, 137123 m/sec, 21265275 t fired, .

Time elapsed: 40 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLCardinality-15: EXEF true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLCardinality-02: CONJ 0 1 0 0 3 0 0 0
SmartHome-PT-11-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 45/450 30/32 SmartHome-PT-11-CTLCardinality-13 6659574 m, 152103 m/sec, 23768621 t fired, .

Time elapsed: 45 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLCardinality-15: EXEF true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLCardinality-02: CONJ 0 1 0 0 3 0 0 0
SmartHome-PT-11-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 50/450 32/32 SmartHome-PT-11-CTLCardinality-13 7288393 m, 125763 m/sec, 26297628 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
lola: CANCELED task # 26 (type EXCL) for SmartHome-PT-11-CTLCardinality-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLCardinality-15: EXEF true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLCardinality-02: CONJ 0 1 0 0 3 0 0 0
SmartHome-PT-11-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
lola: LAUNCH task # 20 (type EXCL) for 19 SmartHome-PT-11-CTLCardinality-11
lola: time limit : 506 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for SmartHome-PT-11-CTLCardinality-11
lola: result : true
lola: markings : 103
lola: fired transitions : 118
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 13 SmartHome-PT-11-CTLCardinality-07
lola: time limit : 590 sec
lola: memory limit: 32 pages
lola: FINISHED task # 14 (type EXCL) for SmartHome-PT-11-CTLCardinality-07
lola: result : false
lola: markings : 62
lola: fired transitions : 122
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 8 (type EXCL) for 7 SmartHome-PT-11-CTLCardinality-05
lola: time limit : 709 sec
lola: memory limit: 32 pages
lola: FINISHED task # 8 (type EXCL) for SmartHome-PT-11-CTLCardinality-05
lola: result : false
lola: markings : 1736
lola: fired transitions : 4415
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 3 (type EXCL) for 0 SmartHome-PT-11-CTLCardinality-02
lola: time limit : 886 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLCardinality-05: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-07: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-11: CTL true CTL model checker
SmartHome-PT-11-CTLCardinality-15: EXEF true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLCardinality-02: CONJ 0 0 1 0 3 0 0 0
SmartHome-PT-11-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 5/886 3/32 SmartHome-PT-11-CTLCardinality-02 576175 m, 115235 m/sec, 2935360 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLCardinality-05: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-07: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-11: CTL true CTL model checker
SmartHome-PT-11-CTLCardinality-15: EXEF true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLCardinality-02: CONJ 0 0 1 0 3 0 0 0
SmartHome-PT-11-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 10/886 6/32 SmartHome-PT-11-CTLCardinality-02 1188494 m, 122463 m/sec, 5967869 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLCardinality-05: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-07: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-11: CTL true CTL model checker
SmartHome-PT-11-CTLCardinality-15: EXEF true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLCardinality-02: CONJ 0 0 1 0 3 0 0 0
SmartHome-PT-11-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 15/886 9/32 SmartHome-PT-11-CTLCardinality-02 1922076 m, 146716 m/sec, 8899426 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLCardinality-05: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-07: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-11: CTL true CTL model checker
SmartHome-PT-11-CTLCardinality-15: EXEF true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLCardinality-02: CONJ 0 0 1 0 3 0 0 0
SmartHome-PT-11-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 20/886 12/32 SmartHome-PT-11-CTLCardinality-02 2534505 m, 122485 m/sec, 11742333 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLCardinality-05: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-07: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-11: CTL true CTL model checker
SmartHome-PT-11-CTLCardinality-15: EXEF true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLCardinality-02: CONJ 0 0 1 0 3 0 0 0
SmartHome-PT-11-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 25/886 14/32 SmartHome-PT-11-CTLCardinality-02 3140728 m, 121244 m/sec, 14628838 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLCardinality-05: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-07: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-11: CTL true CTL model checker
SmartHome-PT-11-CTLCardinality-15: EXEF true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLCardinality-02: CONJ 0 0 1 0 3 0 0 0
SmartHome-PT-11-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 30/886 17/32 SmartHome-PT-11-CTLCardinality-02 3807425 m, 133339 m/sec, 17435784 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLCardinality-05: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-07: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-11: CTL true CTL model checker
SmartHome-PT-11-CTLCardinality-15: EXEF true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLCardinality-02: CONJ 0 0 1 0 3 0 0 0
SmartHome-PT-11-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 35/886 20/32 SmartHome-PT-11-CTLCardinality-02 4385567 m, 115628 m/sec, 20253056 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLCardinality-05: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-07: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-11: CTL true CTL model checker
SmartHome-PT-11-CTLCardinality-15: EXEF true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLCardinality-02: CONJ 0 0 1 0 3 0 0 0
SmartHome-PT-11-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 40/886 22/32 SmartHome-PT-11-CTLCardinality-02 4927328 m, 108352 m/sec, 23098935 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLCardinality-05: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-07: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-11: CTL true CTL model checker
SmartHome-PT-11-CTLCardinality-15: EXEF true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLCardinality-02: CONJ 0 0 1 0 3 0 0 0
SmartHome-PT-11-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 45/886 25/32 SmartHome-PT-11-CTLCardinality-02 5523335 m, 119201 m/sec, 25860746 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLCardinality-05: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-07: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-11: CTL true CTL model checker
SmartHome-PT-11-CTLCardinality-15: EXEF true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLCardinality-02: CONJ 0 0 1 0 3 0 0 0
SmartHome-PT-11-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 50/886 27/32 SmartHome-PT-11-CTLCardinality-02 5994360 m, 94205 m/sec, 28659701 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLCardinality-05: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-07: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-11: CTL true CTL model checker
SmartHome-PT-11-CTLCardinality-15: EXEF true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLCardinality-02: CONJ 0 0 1 0 3 0 0 0
SmartHome-PT-11-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 55/886 29/32 SmartHome-PT-11-CTLCardinality-02 6618171 m, 124762 m/sec, 31377160 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLCardinality-05: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-07: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-11: CTL true CTL model checker
SmartHome-PT-11-CTLCardinality-15: EXEF true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLCardinality-02: CONJ 0 0 1 0 3 0 0 0
SmartHome-PT-11-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 60/886 32/32 SmartHome-PT-11-CTLCardinality-02 7205913 m, 117548 m/sec, 34134565 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
lola: CANCELED task # 3 (type EXCL) for SmartHome-PT-11-CTLCardinality-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLCardinality-05: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-07: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-11: CTL true CTL model checker
SmartHome-PT-11-CTLCardinality-15: EXEF true state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLCardinality-02: CONJ 0 0 0 0 3 0 1 0
SmartHome-PT-11-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
lola: LAUNCH task # 23 (type EXCL) for 22 SmartHome-PT-11-CTLCardinality-12
lola: time limit : 1160 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for SmartHome-PT-11-CTLCardinality-12
lola: result : true
lola: markings : 1
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 11 (type EXCL) for 10 SmartHome-PT-11-CTLCardinality-06
lola: time limit : 1740 sec
lola: memory limit: 32 pages
lola: FINISHED task # 11 (type EXCL) for SmartHome-PT-11-CTLCardinality-06
lola: result : false
lola: markings : 99
lola: fired transitions : 428
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 SmartHome-PT-11-CTLCardinality-08
lola: time limit : 3480 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for SmartHome-PT-11-CTLCardinality-08
lola: result : false
lola: markings : 149
lola: fired transitions : 415
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 9

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLCardinality-02: CONJ unknown CONJ
SmartHome-PT-11-CTLCardinality-05: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-06: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-07: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-08: CTL false CTL model checker
SmartHome-PT-11-CTLCardinality-11: CTL true CTL model checker
SmartHome-PT-11-CTLCardinality-12: CTL true CTL model checker
SmartHome-PT-11-CTLCardinality-13: CTL unknown AGGR
SmartHome-PT-11-CTLCardinality-15: EXEF true state space /EXEF


Time elapsed: 120 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmartHome-PT-11"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is SmartHome-PT-11, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r455-smll-167912647100233"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SmartHome-PT-11.tgz
mv SmartHome-PT-11 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;