About the Execution of LoLa+red for SmartHome-PT-06
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 1324.815 | 210666.00 | 221800.00 | 1185.40 | FT??TFTFFFTTFFTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r455-smll-167912647000194.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is SmartHome-PT-06, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r455-smll-167912647000194
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 528K
-rw-r--r-- 1 mcc users 6.1K Feb 26 05:45 CTLCardinality.txt
-rw-r--r-- 1 mcc users 62K Feb 26 05:45 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K Feb 26 05:44 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 26 05:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 17:09 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 17:09 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 17:09 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 05:46 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 121K Feb 26 05:46 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 05:46 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 101K Feb 26 05:46 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:09 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:09 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 56K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SmartHome-PT-06-CTLFireability-00
FORMULA_NAME SmartHome-PT-06-CTLFireability-01
FORMULA_NAME SmartHome-PT-06-CTLFireability-02
FORMULA_NAME SmartHome-PT-06-CTLFireability-03
FORMULA_NAME SmartHome-PT-06-CTLFireability-04
FORMULA_NAME SmartHome-PT-06-CTLFireability-05
FORMULA_NAME SmartHome-PT-06-CTLFireability-06
FORMULA_NAME SmartHome-PT-06-CTLFireability-07
FORMULA_NAME SmartHome-PT-06-CTLFireability-08
FORMULA_NAME SmartHome-PT-06-CTLFireability-09
FORMULA_NAME SmartHome-PT-06-CTLFireability-10
FORMULA_NAME SmartHome-PT-06-CTLFireability-11
FORMULA_NAME SmartHome-PT-06-CTLFireability-12
FORMULA_NAME SmartHome-PT-06-CTLFireability-13
FORMULA_NAME SmartHome-PT-06-CTLFireability-14
FORMULA_NAME SmartHome-PT-06-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679202335766
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SmartHome-PT-06
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 05:05:38] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 05:05:38] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 05:05:38] [INFO ] Load time of PNML (sax parser for PT used): 84 ms
[2023-03-19 05:05:38] [INFO ] Transformed 219 places.
[2023-03-19 05:05:38] [INFO ] Transformed 254 transitions.
[2023-03-19 05:05:38] [INFO ] Found NUPN structural information;
[2023-03-19 05:05:38] [INFO ] Parsed PT model containing 219 places and 254 transitions and 581 arcs in 190 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 13 ms.
Initial state reduction rules removed 1 formulas.
Deduced a syphon composed of 17 places in 6 ms
Reduce places removed 17 places and 18 transitions.
Initial state reduction rules removed 1 formulas.
FORMULA SmartHome-PT-06-CTLFireability-11 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmartHome-PT-06-CTLFireability-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 82 out of 202 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 202/202 places, 236/236 transitions.
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 35 place count 167 transition count 201
Iterating global reduction 0 with 35 rules applied. Total rules applied 70 place count 167 transition count 201
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 73 place count 167 transition count 198
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 78 place count 162 transition count 193
Iterating global reduction 1 with 5 rules applied. Total rules applied 83 place count 162 transition count 193
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 86 place count 159 transition count 190
Iterating global reduction 1 with 3 rules applied. Total rules applied 89 place count 159 transition count 190
Applied a total of 89 rules in 54 ms. Remains 159 /202 variables (removed 43) and now considering 190/236 (removed 46) transitions.
// Phase 1: matrix 190 rows 159 cols
[2023-03-19 05:05:39] [INFO ] Computed 9 place invariants in 44 ms
[2023-03-19 05:05:39] [INFO ] Implicit Places using invariants in 461 ms returned []
[2023-03-19 05:05:39] [INFO ] Invariant cache hit.
[2023-03-19 05:05:39] [INFO ] Implicit Places using invariants and state equation in 259 ms returned []
Implicit Place search using SMT with State Equation took 762 ms to find 0 implicit places.
[2023-03-19 05:05:39] [INFO ] Invariant cache hit.
[2023-03-19 05:05:40] [INFO ] Dead Transitions using invariants and state equation in 299 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 159/202 places, 190/236 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1116 ms. Remains : 159/202 places, 190/236 transitions.
Support contains 82 out of 159 places after structural reductions.
[2023-03-19 05:05:40] [INFO ] Flatten gal took : 78 ms
[2023-03-19 05:05:40] [INFO ] Flatten gal took : 31 ms
[2023-03-19 05:05:40] [INFO ] Input system was already deterministic with 190 transitions.
Support contains 81 out of 159 places (down from 82) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 74 resets, run finished after 754 ms. (steps per millisecond=13 ) properties (out of 66) seen :55
Incomplete Best-First random walk after 10001 steps, including 13 resets, run finished after 81 ms. (steps per millisecond=123 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 6 resets, run finished after 55 ms. (steps per millisecond=181 ) properties (out of 11) seen :2
Incomplete Best-First random walk after 10001 steps, including 11 resets, run finished after 69 ms. (steps per millisecond=144 ) properties (out of 9) seen :1
Incomplete Best-First random walk after 10001 steps, including 12 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 16 resets, run finished after 53 ms. (steps per millisecond=188 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 12 resets, run finished after 45 ms. (steps per millisecond=222 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 12 resets, run finished after 58 ms. (steps per millisecond=172 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10000 steps, including 13 resets, run finished after 56 ms. (steps per millisecond=178 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 8 resets, run finished after 46 ms. (steps per millisecond=217 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10000 steps, including 65 resets, run finished after 63 ms. (steps per millisecond=158 ) properties (out of 8) seen :0
Running SMT prover for 8 properties.
[2023-03-19 05:05:41] [INFO ] Invariant cache hit.
[2023-03-19 05:05:42] [INFO ] [Real]Absence check using 9 positive place invariants in 6 ms returned sat
[2023-03-19 05:05:42] [INFO ] After 152ms SMT Verify possible using state equation in real domain returned unsat :1 sat :5 real:2
[2023-03-19 05:05:42] [INFO ] Deduced a trap composed of 38 places in 62 ms of which 8 ms to minimize.
[2023-03-19 05:05:42] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 88 ms
[2023-03-19 05:05:42] [INFO ] After 340ms SMT Verify possible using trap constraints in real domain returned unsat :1 sat :4 real:3
Attempting to minimize the solution found.
Minimization took 70 ms.
[2023-03-19 05:05:42] [INFO ] After 581ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :4 real:3
[2023-03-19 05:05:42] [INFO ] [Nat]Absence check using 9 positive place invariants in 5 ms returned sat
[2023-03-19 05:05:42] [INFO ] After 182ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :7
[2023-03-19 05:05:43] [INFO ] Deduced a trap composed of 38 places in 49 ms of which 1 ms to minimize.
[2023-03-19 05:05:43] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 73 ms
[2023-03-19 05:05:43] [INFO ] After 393ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :7
Attempting to minimize the solution found.
Minimization took 81 ms.
[2023-03-19 05:05:43] [INFO ] After 619ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :7
Fused 8 Parikh solutions to 6 different solutions.
Parikh walk visited 3 properties in 50 ms.
Support contains 9 out of 159 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 159/159 places, 190/190 transitions.
Graph (trivial) has 148 edges and 159 vertex of which 68 / 159 are part of one of the 5 SCC in 5 ms
Free SCC test removed 63 places
Drop transitions removed 85 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 86 transitions.
Graph (complete) has 178 edges and 96 vertex of which 91 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.1 ms
Discarding 5 places :
Also discarding 4 output transitions
Drop transitions removed 4 transitions
Drop transitions removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Drop transitions removed 32 transitions
Trivial Post-agglo rules discarded 32 transitions
Performed 32 trivial Post agglomeration. Transition count delta: 32
Iterating post reduction 0 with 37 rules applied. Total rules applied 39 place count 91 transition count 63
Reduce places removed 32 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 1 with 39 rules applied. Total rules applied 78 place count 59 transition count 56
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 81 place count 56 transition count 56
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 5 Pre rules applied. Total rules applied 81 place count 56 transition count 51
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 3 with 10 rules applied. Total rules applied 91 place count 51 transition count 51
Discarding 8 places :
Symmetric choice reduction at 3 with 8 rule applications. Total rules 99 place count 43 transition count 43
Iterating global reduction 3 with 8 rules applied. Total rules applied 107 place count 43 transition count 43
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 109 place count 43 transition count 41
Performed 13 Post agglomeration using F-continuation condition.Transition count delta: 13
Deduced a syphon composed of 13 places in 1 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 4 with 26 rules applied. Total rules applied 135 place count 30 transition count 28
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Graph (complete) has 82 edges and 30 vertex of which 29 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.0 ms
Discarding 1 places :
Also discarding 0 output transitions
Iterating post reduction 4 with 5 rules applied. Total rules applied 140 place count 29 transition count 24
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 5 with 1 rules applied. Total rules applied 141 place count 28 transition count 23
Applied a total of 141 rules in 43 ms. Remains 28 /159 variables (removed 131) and now considering 23/190 (removed 167) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 43 ms. Remains : 28/159 places, 23/190 transitions.
Incomplete random walk after 10000 steps, including 1462 resets, run finished after 271 ms. (steps per millisecond=36 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 375 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 362 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10000 steps, including 364 resets, run finished after 50 ms. (steps per millisecond=200 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 429 resets, run finished after 47 ms. (steps per millisecond=212 ) properties (out of 4) seen :0
Finished probabilistic random walk after 91 steps, run visited all 4 properties in 20 ms. (steps per millisecond=4 )
Probabilistic random walk after 91 steps, saw 78 distinct states, run finished after 20 ms. (steps per millisecond=4 ) properties seen :4
Successfully simplified 1 atomic propositions for a total of 14 simplifications.
[2023-03-19 05:05:43] [INFO ] Flatten gal took : 19 ms
[2023-03-19 05:05:43] [INFO ] Flatten gal took : 13 ms
[2023-03-19 05:05:43] [INFO ] Input system was already deterministic with 190 transitions.
Computed a total of 22 stabilizing places and 22 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 159/159 places, 190/190 transitions.
Graph (trivial) has 148 edges and 159 vertex of which 60 / 159 are part of one of the 5 SCC in 1 ms
Free SCC test removed 55 places
Ensure Unique test removed 70 transitions
Reduce isomorphic transitions removed 70 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 28 transitions
Trivial Post-agglo rules discarded 28 transitions
Performed 28 trivial Post agglomeration. Transition count delta: 28
Iterating post reduction 0 with 28 rules applied. Total rules applied 29 place count 103 transition count 91
Reduce places removed 28 places and 0 transitions.
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 1 with 33 rules applied. Total rules applied 62 place count 75 transition count 86
Reduce places removed 2 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 2 with 4 rules applied. Total rules applied 66 place count 73 transition count 84
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 68 place count 71 transition count 84
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 7 Pre rules applied. Total rules applied 68 place count 71 transition count 77
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 4 with 14 rules applied. Total rules applied 82 place count 64 transition count 77
Discarding 10 places :
Symmetric choice reduction at 4 with 10 rule applications. Total rules 92 place count 54 transition count 67
Iterating global reduction 4 with 10 rules applied. Total rules applied 102 place count 54 transition count 67
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 104 place count 54 transition count 65
Performed 15 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 15 places in 0 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 5 with 30 rules applied. Total rules applied 134 place count 39 transition count 49
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 135 place count 39 transition count 48
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 137 place count 38 transition count 47
Drop transitions removed 7 transitions
Redundant transition composition rules discarded 7 transitions
Iterating global reduction 6 with 7 rules applied. Total rules applied 144 place count 38 transition count 40
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 145 place count 37 transition count 40
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 147 place count 35 transition count 38
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 148 place count 34 transition count 38
Applied a total of 148 rules in 41 ms. Remains 34 /159 variables (removed 125) and now considering 38/190 (removed 152) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 41 ms. Remains : 34/159 places, 38/190 transitions.
[2023-03-19 05:05:43] [INFO ] Flatten gal took : 3 ms
[2023-03-19 05:05:43] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:05:43] [INFO ] Input system was already deterministic with 38 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 159/159 places, 190/190 transitions.
Graph (trivial) has 140 edges and 159 vertex of which 36 / 159 are part of one of the 4 SCC in 1 ms
Free SCC test removed 32 places
Ensure Unique test removed 42 transitions
Reduce isomorphic transitions removed 42 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 40 transitions
Trivial Post-agglo rules discarded 40 transitions
Performed 40 trivial Post agglomeration. Transition count delta: 40
Iterating post reduction 0 with 40 rules applied. Total rules applied 41 place count 126 transition count 107
Reduce places removed 40 places and 0 transitions.
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 1 with 46 rules applied. Total rules applied 87 place count 86 transition count 101
Reduce places removed 3 places and 0 transitions.
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Iterating post reduction 2 with 7 rules applied. Total rules applied 94 place count 83 transition count 97
Reduce places removed 4 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 6 rules applied. Total rules applied 100 place count 79 transition count 95
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 101 place count 78 transition count 95
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 8 Pre rules applied. Total rules applied 101 place count 78 transition count 87
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 5 with 16 rules applied. Total rules applied 117 place count 70 transition count 87
Discarding 13 places :
Symmetric choice reduction at 5 with 13 rule applications. Total rules 130 place count 57 transition count 74
Iterating global reduction 5 with 13 rules applied. Total rules applied 143 place count 57 transition count 74
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 145 place count 57 transition count 72
Performed 16 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 16 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 6 with 32 rules applied. Total rules applied 177 place count 41 transition count 55
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 6 with 4 rules applied. Total rules applied 181 place count 41 transition count 51
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 182 place count 40 transition count 51
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 184 place count 39 transition count 50
Drop transitions removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 8 with 8 rules applied. Total rules applied 192 place count 39 transition count 42
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 8 with 1 rules applied. Total rules applied 193 place count 38 transition count 42
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 195 place count 36 transition count 40
Reduce places removed 1 places and 0 transitions.
Graph (trivial) has 14 edges and 35 vertex of which 2 / 35 are part of one of the 1 SCC in 0 ms
Free SCC test removed 1 places
Iterating post reduction 9 with 2 rules applied. Total rules applied 197 place count 34 transition count 40
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 10 with 2 rules applied. Total rules applied 199 place count 34 transition count 38
Applied a total of 199 rules in 34 ms. Remains 34 /159 variables (removed 125) and now considering 38/190 (removed 152) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 34 ms. Remains : 34/159 places, 38/190 transitions.
[2023-03-19 05:05:43] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:05:43] [INFO ] Flatten gal took : 3 ms
[2023-03-19 05:05:43] [INFO ] Input system was already deterministic with 38 transitions.
Starting structural reductions in LTL mode, iteration 0 : 159/159 places, 190/190 transitions.
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 24 place count 135 transition count 166
Iterating global reduction 0 with 24 rules applied. Total rules applied 48 place count 135 transition count 166
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 50 place count 135 transition count 164
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 59 place count 126 transition count 155
Iterating global reduction 1 with 9 rules applied. Total rules applied 68 place count 126 transition count 155
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 76 place count 118 transition count 147
Iterating global reduction 1 with 8 rules applied. Total rules applied 84 place count 118 transition count 147
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 85 place count 118 transition count 146
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 86 place count 117 transition count 145
Iterating global reduction 2 with 1 rules applied. Total rules applied 87 place count 117 transition count 145
Applied a total of 87 rules in 23 ms. Remains 117 /159 variables (removed 42) and now considering 145/190 (removed 45) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 23 ms. Remains : 117/159 places, 145/190 transitions.
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 8 ms
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 9 ms
[2023-03-19 05:05:44] [INFO ] Input system was already deterministic with 145 transitions.
Starting structural reductions in LTL mode, iteration 0 : 159/159 places, 190/190 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 141 transition count 172
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 141 transition count 172
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 38 place count 141 transition count 170
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 43 place count 136 transition count 165
Iterating global reduction 1 with 5 rules applied. Total rules applied 48 place count 136 transition count 165
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 52 place count 132 transition count 161
Iterating global reduction 1 with 4 rules applied. Total rules applied 56 place count 132 transition count 161
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 57 place count 131 transition count 160
Iterating global reduction 1 with 1 rules applied. Total rules applied 58 place count 131 transition count 160
Applied a total of 58 rules in 15 ms. Remains 131 /159 variables (removed 28) and now considering 160/190 (removed 30) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 131/159 places, 160/190 transitions.
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 9 ms
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 10 ms
[2023-03-19 05:05:44] [INFO ] Input system was already deterministic with 160 transitions.
Starting structural reductions in LTL mode, iteration 0 : 159/159 places, 190/190 transitions.
Discarding 23 places :
Symmetric choice reduction at 0 with 23 rule applications. Total rules 23 place count 136 transition count 167
Iterating global reduction 0 with 23 rules applied. Total rules applied 46 place count 136 transition count 167
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 48 place count 136 transition count 165
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 57 place count 127 transition count 156
Iterating global reduction 1 with 9 rules applied. Total rules applied 66 place count 127 transition count 156
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 74 place count 119 transition count 148
Iterating global reduction 1 with 8 rules applied. Total rules applied 82 place count 119 transition count 148
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 83 place count 119 transition count 147
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 85 place count 117 transition count 145
Iterating global reduction 2 with 2 rules applied. Total rules applied 87 place count 117 transition count 145
Applied a total of 87 rules in 15 ms. Remains 117 /159 variables (removed 42) and now considering 145/190 (removed 45) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 117/159 places, 145/190 transitions.
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 7 ms
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 8 ms
[2023-03-19 05:05:44] [INFO ] Input system was already deterministic with 145 transitions.
Starting structural reductions in LTL mode, iteration 0 : 159/159 places, 190/190 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 139 transition count 170
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 139 transition count 170
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 41 place count 139 transition count 169
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 47 place count 133 transition count 163
Iterating global reduction 1 with 6 rules applied. Total rules applied 53 place count 133 transition count 163
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 59 place count 127 transition count 157
Iterating global reduction 1 with 6 rules applied. Total rules applied 65 place count 127 transition count 157
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 66 place count 127 transition count 156
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 68 place count 125 transition count 154
Iterating global reduction 2 with 2 rules applied. Total rules applied 70 place count 125 transition count 154
Applied a total of 70 rules in 17 ms. Remains 125 /159 variables (removed 34) and now considering 154/190 (removed 36) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 17 ms. Remains : 125/159 places, 154/190 transitions.
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 9 ms
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 9 ms
[2023-03-19 05:05:44] [INFO ] Input system was already deterministic with 154 transitions.
Starting structural reductions in LTL mode, iteration 0 : 159/159 places, 190/190 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 141 transition count 172
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 141 transition count 172
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 38 place count 141 transition count 170
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 44 place count 135 transition count 164
Iterating global reduction 1 with 6 rules applied. Total rules applied 50 place count 135 transition count 164
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 53 place count 132 transition count 161
Iterating global reduction 1 with 3 rules applied. Total rules applied 56 place count 132 transition count 161
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 57 place count 132 transition count 160
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 58 place count 131 transition count 159
Iterating global reduction 2 with 1 rules applied. Total rules applied 59 place count 131 transition count 159
Applied a total of 59 rules in 16 ms. Remains 131 /159 variables (removed 28) and now considering 159/190 (removed 31) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 16 ms. Remains : 131/159 places, 159/190 transitions.
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 8 ms
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 9 ms
[2023-03-19 05:05:44] [INFO ] Input system was already deterministic with 159 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 159/159 places, 190/190 transitions.
Graph (trivial) has 142 edges and 159 vertex of which 47 / 159 are part of one of the 4 SCC in 1 ms
Free SCC test removed 43 places
Ensure Unique test removed 56 transitions
Reduce isomorphic transitions removed 56 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 36 transitions
Trivial Post-agglo rules discarded 36 transitions
Performed 36 trivial Post agglomeration. Transition count delta: 36
Iterating post reduction 0 with 36 rules applied. Total rules applied 37 place count 115 transition count 97
Reduce places removed 36 places and 0 transitions.
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 40 rules applied. Total rules applied 77 place count 79 transition count 93
Reduce places removed 1 places and 0 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 2 with 4 rules applied. Total rules applied 81 place count 78 transition count 90
Reduce places removed 3 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 5 rules applied. Total rules applied 86 place count 75 transition count 88
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 87 place count 74 transition count 88
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 8 Pre rules applied. Total rules applied 87 place count 74 transition count 80
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 5 with 16 rules applied. Total rules applied 103 place count 66 transition count 80
Discarding 13 places :
Symmetric choice reduction at 5 with 13 rule applications. Total rules 116 place count 53 transition count 67
Iterating global reduction 5 with 13 rules applied. Total rules applied 129 place count 53 transition count 67
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 131 place count 53 transition count 65
Performed 14 Post agglomeration using F-continuation condition.Transition count delta: 14
Deduced a syphon composed of 14 places in 0 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 6 with 28 rules applied. Total rules applied 159 place count 39 transition count 51
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 160 place count 39 transition count 50
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 162 place count 38 transition count 49
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 7 with 10 rules applied. Total rules applied 172 place count 38 transition count 39
Reduce places removed 1 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 7 with 2 rules applied. Total rules applied 174 place count 37 transition count 38
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 8 with 1 rules applied. Total rules applied 175 place count 36 transition count 38
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 9 with 1 rules applied. Total rules applied 176 place count 36 transition count 38
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 178 place count 34 transition count 36
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 9 with 1 rules applied. Total rules applied 179 place count 33 transition count 36
Applied a total of 179 rules in 31 ms. Remains 33 /159 variables (removed 126) and now considering 36/190 (removed 154) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 31 ms. Remains : 33/159 places, 36/190 transitions.
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 1 ms
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:05:44] [INFO ] Input system was already deterministic with 36 transitions.
Starting structural reductions in LTL mode, iteration 0 : 159/159 places, 190/190 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 139 transition count 170
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 139 transition count 170
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 42 place count 139 transition count 168
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 49 place count 132 transition count 161
Iterating global reduction 1 with 7 rules applied. Total rules applied 56 place count 132 transition count 161
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 62 place count 126 transition count 155
Iterating global reduction 1 with 6 rules applied. Total rules applied 68 place count 126 transition count 155
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 69 place count 126 transition count 154
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 71 place count 124 transition count 152
Iterating global reduction 2 with 2 rules applied. Total rules applied 73 place count 124 transition count 152
Applied a total of 73 rules in 14 ms. Remains 124 /159 variables (removed 35) and now considering 152/190 (removed 38) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 124/159 places, 152/190 transitions.
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 8 ms
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 8 ms
[2023-03-19 05:05:44] [INFO ] Input system was already deterministic with 152 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 159/159 places, 190/190 transitions.
Graph (trivial) has 138 edges and 159 vertex of which 56 / 159 are part of one of the 4 SCC in 1 ms
Free SCC test removed 52 places
Ensure Unique test removed 67 transitions
Reduce isomorphic transitions removed 67 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 30 transitions
Trivial Post-agglo rules discarded 30 transitions
Performed 30 trivial Post agglomeration. Transition count delta: 30
Iterating post reduction 0 with 30 rules applied. Total rules applied 31 place count 106 transition count 92
Reduce places removed 30 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 33 rules applied. Total rules applied 64 place count 76 transition count 89
Reduce places removed 1 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 2 with 3 rules applied. Total rules applied 67 place count 75 transition count 87
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 70 place count 73 transition count 86
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 7 Pre rules applied. Total rules applied 70 place count 73 transition count 79
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 4 with 14 rules applied. Total rules applied 84 place count 66 transition count 79
Discarding 12 places :
Symmetric choice reduction at 4 with 12 rule applications. Total rules 96 place count 54 transition count 67
Iterating global reduction 4 with 12 rules applied. Total rules applied 108 place count 54 transition count 67
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 109 place count 54 transition count 66
Performed 13 Post agglomeration using F-continuation condition.Transition count delta: 13
Deduced a syphon composed of 13 places in 0 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 5 with 26 rules applied. Total rules applied 135 place count 41 transition count 53
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 5 with 3 rules applied. Total rules applied 138 place count 41 transition count 50
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 139 place count 40 transition count 50
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 141 place count 39 transition count 49
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 7 with 5 rules applied. Total rules applied 146 place count 39 transition count 44
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 147 place count 38 transition count 44
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 8 with 1 rules applied. Total rules applied 148 place count 37 transition count 43
Applied a total of 148 rules in 22 ms. Remains 37 /159 variables (removed 122) and now considering 43/190 (removed 147) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 22 ms. Remains : 37/159 places, 43/190 transitions.
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 3 ms
[2023-03-19 05:05:44] [INFO ] Input system was already deterministic with 43 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 159/159 places, 190/190 transitions.
Graph (trivial) has 149 edges and 159 vertex of which 57 / 159 are part of one of the 4 SCC in 0 ms
Free SCC test removed 53 places
Ensure Unique test removed 67 transitions
Reduce isomorphic transitions removed 67 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 36 transitions
Trivial Post-agglo rules discarded 36 transitions
Performed 36 trivial Post agglomeration. Transition count delta: 36
Iterating post reduction 0 with 36 rules applied. Total rules applied 37 place count 105 transition count 86
Reduce places removed 36 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 1 with 43 rules applied. Total rules applied 80 place count 69 transition count 79
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 83 place count 66 transition count 79
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 6 Pre rules applied. Total rules applied 83 place count 66 transition count 73
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 3 with 12 rules applied. Total rules applied 95 place count 60 transition count 73
Discarding 12 places :
Symmetric choice reduction at 3 with 12 rule applications. Total rules 107 place count 48 transition count 61
Iterating global reduction 3 with 12 rules applied. Total rules applied 119 place count 48 transition count 61
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 121 place count 48 transition count 59
Performed 14 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 14 places in 0 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 4 with 28 rules applied. Total rules applied 149 place count 34 transition count 44
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 4 with 3 rules applied. Total rules applied 152 place count 34 transition count 41
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 154 place count 33 transition count 40
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 156 place count 32 transition count 39
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 6 with 5 rules applied. Total rules applied 161 place count 32 transition count 34
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 162 place count 31 transition count 34
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 7 with 1 rules applied. Total rules applied 163 place count 30 transition count 33
Applied a total of 163 rules in 17 ms. Remains 30 /159 variables (removed 129) and now considering 33/190 (removed 157) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 17 ms. Remains : 30/159 places, 33/190 transitions.
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:05:44] [INFO ] Input system was already deterministic with 33 transitions.
Finished random walk after 6 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=6 )
FORMULA SmartHome-PT-06-CTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 159/159 places, 190/190 transitions.
Graph (trivial) has 141 edges and 159 vertex of which 43 / 159 are part of one of the 4 SCC in 0 ms
Free SCC test removed 39 places
Ensure Unique test removed 51 transitions
Reduce isomorphic transitions removed 51 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 38 transitions
Trivial Post-agglo rules discarded 38 transitions
Performed 38 trivial Post agglomeration. Transition count delta: 38
Iterating post reduction 0 with 38 rules applied. Total rules applied 39 place count 119 transition count 100
Reduce places removed 38 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 1 with 43 rules applied. Total rules applied 82 place count 81 transition count 95
Reduce places removed 3 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 5 rules applied. Total rules applied 87 place count 78 transition count 93
Reduce places removed 1 places and 0 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 3 with 4 rules applied. Total rules applied 91 place count 77 transition count 90
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 94 place count 74 transition count 90
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 4 Pre rules applied. Total rules applied 94 place count 74 transition count 86
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 5 with 8 rules applied. Total rules applied 102 place count 70 transition count 86
Discarding 14 places :
Symmetric choice reduction at 5 with 14 rule applications. Total rules 116 place count 56 transition count 72
Iterating global reduction 5 with 14 rules applied. Total rules applied 130 place count 56 transition count 72
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 5 with 4 rules applied. Total rules applied 134 place count 56 transition count 68
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 135 place count 55 transition count 67
Iterating global reduction 6 with 1 rules applied. Total rules applied 136 place count 55 transition count 67
Performed 15 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 15 places in 0 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 6 with 30 rules applied. Total rules applied 166 place count 40 transition count 51
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 6 with 2 rules applied. Total rules applied 168 place count 40 transition count 49
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 7 with 2 rules applied. Total rules applied 170 place count 39 transition count 48
Drop transitions removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 8 with 8 rules applied. Total rules applied 178 place count 39 transition count 40
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 8 with 1 rules applied. Total rules applied 179 place count 38 transition count 40
Partial Post-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 9 with 2 rules applied. Total rules applied 181 place count 38 transition count 40
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 183 place count 36 transition count 38
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 9 with 1 rules applied. Total rules applied 184 place count 35 transition count 38
Applied a total of 184 rules in 21 ms. Remains 35 /159 variables (removed 124) and now considering 38/190 (removed 152) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 21 ms. Remains : 35/159 places, 38/190 transitions.
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:05:44] [INFO ] Input system was already deterministic with 38 transitions.
Starting structural reductions in LTL mode, iteration 0 : 159/159 places, 190/190 transitions.
Discarding 22 places :
Symmetric choice reduction at 0 with 22 rule applications. Total rules 22 place count 137 transition count 168
Iterating global reduction 0 with 22 rules applied. Total rules applied 44 place count 137 transition count 168
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 45 place count 137 transition count 167
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 54 place count 128 transition count 158
Iterating global reduction 1 with 9 rules applied. Total rules applied 63 place count 128 transition count 158
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 71 place count 120 transition count 150
Iterating global reduction 1 with 8 rules applied. Total rules applied 79 place count 120 transition count 150
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 80 place count 120 transition count 149
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 82 place count 118 transition count 147
Iterating global reduction 2 with 2 rules applied. Total rules applied 84 place count 118 transition count 147
Applied a total of 84 rules in 14 ms. Remains 118 /159 variables (removed 41) and now considering 147/190 (removed 43) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 118/159 places, 147/190 transitions.
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 7 ms
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 8 ms
[2023-03-19 05:05:44] [INFO ] Input system was already deterministic with 147 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 159/159 places, 190/190 transitions.
Graph (trivial) has 150 edges and 159 vertex of which 68 / 159 are part of one of the 5 SCC in 0 ms
Free SCC test removed 63 places
Ensure Unique test removed 81 transitions
Reduce isomorphic transitions removed 81 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 32 transitions
Trivial Post-agglo rules discarded 32 transitions
Performed 32 trivial Post agglomeration. Transition count delta: 32
Iterating post reduction 0 with 32 rules applied. Total rules applied 33 place count 95 transition count 76
Reduce places removed 32 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 1 with 39 rules applied. Total rules applied 72 place count 63 transition count 69
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 75 place count 60 transition count 69
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 4 Pre rules applied. Total rules applied 75 place count 60 transition count 65
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 3 with 8 rules applied. Total rules applied 83 place count 56 transition count 65
Discarding 12 places :
Symmetric choice reduction at 3 with 12 rule applications. Total rules 95 place count 44 transition count 53
Iterating global reduction 3 with 12 rules applied. Total rules applied 107 place count 44 transition count 53
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 109 place count 44 transition count 51
Performed 13 Post agglomeration using F-continuation condition.Transition count delta: 13
Deduced a syphon composed of 13 places in 0 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 4 with 26 rules applied. Total rules applied 135 place count 31 transition count 38
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 4 with 9 rules applied. Total rules applied 144 place count 31 transition count 29
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 146 place count 29 transition count 29
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 148 place count 27 transition count 27
Applied a total of 148 rules in 13 ms. Remains 27 /159 variables (removed 132) and now considering 27/190 (removed 163) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 27/159 places, 27/190 transitions.
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:05:44] [INFO ] Input system was already deterministic with 27 transitions.
Incomplete random walk after 10000 steps, including 1462 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 431 resets, run finished after 13 ms. (steps per millisecond=769 ) properties (out of 1) seen :0
Finished probabilistic random walk after 111 steps, run visited all 1 properties in 5 ms. (steps per millisecond=22 )
Probabilistic random walk after 111 steps, saw 83 distinct states, run finished after 6 ms. (steps per millisecond=18 ) properties seen :1
FORMULA SmartHome-PT-06-CTLFireability-15 TRUE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 10 ms
[2023-03-19 05:05:44] [INFO ] Flatten gal took : 9 ms
[2023-03-19 05:05:44] [INFO ] Export to MCC of 12 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-19 05:05:44] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 159 places, 190 transitions and 447 arcs took 2 ms.
Total runtime 6000 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT SmartHome-PT-06
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability
FORMULA SmartHome-PT-06-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmartHome-PT-06-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmartHome-PT-06-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmartHome-PT-06-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmartHome-PT-06-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmartHome-PT-06-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmartHome-PT-06-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmartHome-PT-06-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmartHome-PT-06-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmartHome-PT-06-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679202546432
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 28 (type EXCL) for 23 SmartHome-PT-06-CTLFireability-05
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 28 (type EXCL) for SmartHome-PT-06-CTLFireability-05
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 21 (type EXCL) for 20 SmartHome-PT-06-CTLFireability-04
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 21 (type EXCL) for SmartHome-PT-06-CTLFireability-04
lola: result : true
lola: markings : 768
lola: fired transitions : 2043
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 37 (type EXCL) for 36 SmartHome-PT-06-CTLFireability-08
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 53 (type FNDP) for 42 SmartHome-PT-06-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 54 (type EQUN) for 42 SmartHome-PT-06-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 56 (type SRCH) for 42 SmartHome-PT-06-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 56 (type SRCH) for SmartHome-PT-06-CTLFireability-13
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 53 (type FNDP) for SmartHome-PT-06-CTLFireability-13
lola: result : true
lola: fired transitions : 9
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 54 (type EQUN) for SmartHome-PT-06-CTLFireability-13 (obsolete)
lola: FINISHED task # 54 (type EQUN) for SmartHome-PT-06-CTLFireability-13
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/299 3/32 SmartHome-PT-06-CTLFireability-08 581876 m, 116375 m/sec, 2918595 t fired, .
Time elapsed: 6 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/299 5/32 SmartHome-PT-06-CTLFireability-08 1103149 m, 104254 m/sec, 5762615 t fired, .
Time elapsed: 11 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 12
lola: FINISHED task # 37 (type EXCL) for SmartHome-PT-06-CTLFireability-08
lola: result : false
lola: markings : 1108886
lola: fired transitions : 5780925
lola: time used : 10.000000
lola: memory pages used : 5
lola: LAUNCH task # 50 (type EXCL) for 49 SmartHome-PT-06-CTLFireability-14
lola: time limit : 326 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for SmartHome-PT-06-CTLFireability-14
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 SmartHome-PT-06-CTLFireability-06
lola: time limit : 358 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for SmartHome-PT-06-CTLFireability-06
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 17 SmartHome-PT-06-CTLFireability-03
lola: time limit : 398 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 5/398 2/32 SmartHome-PT-06-CTLFireability-03 373150 m, 74630 m/sec, 2556102 t fired, .
Time elapsed: 16 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 10/398 4/32 SmartHome-PT-06-CTLFireability-03 681676 m, 61705 m/sec, 4919893 t fired, .
Time elapsed: 21 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 15/398 5/32 SmartHome-PT-06-CTLFireability-03 1002419 m, 64148 m/sec, 7377758 t fired, .
Time elapsed: 26 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 20/398 6/32 SmartHome-PT-06-CTLFireability-03 1284348 m, 56385 m/sec, 9708958 t fired, .
Time elapsed: 31 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 25/398 8/32 SmartHome-PT-06-CTLFireability-03 1620593 m, 67249 m/sec, 12301073 t fired, .
Time elapsed: 36 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 30/398 9/32 SmartHome-PT-06-CTLFireability-03 1954290 m, 66739 m/sec, 14959847 t fired, .
Time elapsed: 41 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 35/398 11/32 SmartHome-PT-06-CTLFireability-03 2311515 m, 71445 m/sec, 17632461 t fired, .
Time elapsed: 46 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 40/398 12/32 SmartHome-PT-06-CTLFireability-03 2654189 m, 68534 m/sec, 20230754 t fired, .
Time elapsed: 51 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 45/398 14/32 SmartHome-PT-06-CTLFireability-03 2985721 m, 66306 m/sec, 22746871 t fired, .
Time elapsed: 56 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 50/398 15/32 SmartHome-PT-06-CTLFireability-03 3287526 m, 60361 m/sec, 25256526 t fired, .
Time elapsed: 61 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 55/398 17/32 SmartHome-PT-06-CTLFireability-03 3621075 m, 66709 m/sec, 27776397 t fired, .
Time elapsed: 66 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 60/398 19/32 SmartHome-PT-06-CTLFireability-03 4012175 m, 78220 m/sec, 30381458 t fired, .
Time elapsed: 71 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 65/398 21/32 SmartHome-PT-06-CTLFireability-03 4395921 m, 76749 m/sec, 32950545 t fired, .
Time elapsed: 76 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 70/398 23/32 SmartHome-PT-06-CTLFireability-03 4931134 m, 107042 m/sec, 35076428 t fired, .
Time elapsed: 81 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 75/398 25/32 SmartHome-PT-06-CTLFireability-03 5320534 m, 77880 m/sec, 37149408 t fired, .
Time elapsed: 86 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 80/398 26/32 SmartHome-PT-06-CTLFireability-03 5630964 m, 62086 m/sec, 39467415 t fired, .
Time elapsed: 91 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 85/398 27/32 SmartHome-PT-06-CTLFireability-03 5889061 m, 51619 m/sec, 41857351 t fired, .
Time elapsed: 96 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 90/398 28/32 SmartHome-PT-06-CTLFireability-03 6168953 m, 55978 m/sec, 44381033 t fired, .
Time elapsed: 101 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 95/398 29/32 SmartHome-PT-06-CTLFireability-03 6378452 m, 41899 m/sec, 46833931 t fired, .
Time elapsed: 106 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 100/398 30/32 SmartHome-PT-06-CTLFireability-03 6505826 m, 25474 m/sec, 49047562 t fired, .
Time elapsed: 111 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 105/398 30/32 SmartHome-PT-06-CTLFireability-03 6599841 m, 18803 m/sec, 51255077 t fired, .
Time elapsed: 116 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 110/398 31/32 SmartHome-PT-06-CTLFireability-03 6682495 m, 16530 m/sec, 53577606 t fired, .
Time elapsed: 121 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 18 (type EXCL) for SmartHome-PT-06-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 15 (type EXCL) for 10 SmartHome-PT-06-CTLFireability-02
lola: time limit : 434 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 5/434 4/32 SmartHome-PT-06-CTLFireability-02 681946 m, 136389 m/sec, 2726202 t fired, .
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 10/434 7/32 SmartHome-PT-06-CTLFireability-02 1333085 m, 130227 m/sec, 5551785 t fired, .
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 15/434 10/32 SmartHome-PT-06-CTLFireability-02 1973002 m, 127983 m/sec, 8439138 t fired, .
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 20/434 13/32 SmartHome-PT-06-CTLFireability-02 2772224 m, 159844 m/sec, 10986370 t fired, .
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 25/434 16/32 SmartHome-PT-06-CTLFireability-02 3335631 m, 112681 m/sec, 13336590 t fired, .
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 30/434 18/32 SmartHome-PT-06-CTLFireability-02 3792907 m, 91455 m/sec, 15746097 t fired, .
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 35/434 20/32 SmartHome-PT-06-CTLFireability-02 4192966 m, 80011 m/sec, 18235478 t fired, .
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 40/434 21/32 SmartHome-PT-06-CTLFireability-02 4466962 m, 54799 m/sec, 20593792 t fired, .
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 45/434 23/32 SmartHome-PT-06-CTLFireability-02 4916685 m, 89944 m/sec, 23325823 t fired, .
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 50/434 25/32 SmartHome-PT-06-CTLFireability-02 5502585 m, 117180 m/sec, 25578986 t fired, .
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 55/434 27/32 SmartHome-PT-06-CTLFireability-02 5969222 m, 93327 m/sec, 27680681 t fired, .
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 60/434 29/32 SmartHome-PT-06-CTLFireability-02 6326678 m, 71491 m/sec, 29996486 t fired, .
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 65/434 31/32 SmartHome-PT-06-CTLFireability-02 6666189 m, 67902 m/sec, 32368430 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 1 1 0 2 0 0 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 70/434 32/32 SmartHome-PT-06-CTLFireability-02 6951015 m, 56965 m/sec, 34856451 t fired, .
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 15 (type EXCL) for SmartHome-PT-06-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
SmartHome-PT-06-CTLFireability-02: DISJ 0 1 0 0 2 0 1 0
SmartHome-PT-06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-06-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SmartHome-PT-06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 13 (type EXCL) for 10 SmartHome-PT-06-CTLFireability-02
lola: time limit : 485 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for SmartHome-PT-06-CTLFireability-02
lola: result : false
lola: markings : 71
lola: fired transitions : 79
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 6 (type EXCL) for 3 SmartHome-PT-06-CTLFireability-01
lola: time limit : 566 sec
lola: memory limit: 32 pages
lola: FINISHED task # 6 (type EXCL) for SmartHome-PT-06-CTLFireability-01
lola: result : true
lola: markings : 32
lola: fired transitions : 127
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 SmartHome-PT-06-CTLFireability-07
lola: time limit : 849 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for SmartHome-PT-06-CTLFireability-07
lola: result : false
lola: markings : 10752
lola: fired transitions : 106193
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 SmartHome-PT-06-CTLFireability-00
lola: time limit : 1133 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for SmartHome-PT-06-CTLFireability-00
lola: result : false
lola: markings : 5652
lola: fired transitions : 40812
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 SmartHome-PT-06-CTLFireability-09
lola: time limit : 1699 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for SmartHome-PT-06-CTLFireability-09
lola: result : false
lola: markings : 3
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 23 SmartHome-PT-06-CTLFireability-05
lola: time limit : 3399 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for SmartHome-PT-06-CTLFireability-05
lola: result : false
lola: markings : 844
lola: fired transitions : 2946
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 12
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-06-CTLFireability-00: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-01: DISJ true CTL model checker
SmartHome-PT-06-CTLFireability-02: DISJ unknown DISJ
SmartHome-PT-06-CTLFireability-03: CTL unknown AGGR
SmartHome-PT-06-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-05: DISJ false DISJ
SmartHome-PT-06-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-06-CTLFireability-07: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-09: CTL false CTL model checker
SmartHome-PT-06-CTLFireability-13: CONJ false findpath
SmartHome-PT-06-CTLFireability-14: CTL true CTL model checker
Time elapsed: 201 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmartHome-PT-06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is SmartHome-PT-06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r455-smll-167912647000194"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SmartHome-PT-06.tgz
mv SmartHome-PT-06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;