Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r455-smll-167912647000185.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is SmartHome-PT-05, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r455-smll-167912647000185
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 576K
-rw-r--r-- 1 mcc users 5.5K Feb 26 05:45 CTLCardinality.txt
-rw-r--r-- 1 mcc users 55K Feb 26 05:45 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 26 05:43 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K Feb 26 05:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Feb 25 17:09 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 17:09 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 17:09 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Feb 26 05:46 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 189K Feb 26 05:46 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.6K Feb 26 05:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 76K Feb 26 05:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:09 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:09 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 54K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SmartHome-PT-05-CTLCardinality-00
FORMULA_NAME SmartHome-PT-05-CTLCardinality-01
FORMULA_NAME SmartHome-PT-05-CTLCardinality-02
FORMULA_NAME SmartHome-PT-05-CTLCardinality-03
FORMULA_NAME SmartHome-PT-05-CTLCardinality-04
FORMULA_NAME SmartHome-PT-05-CTLCardinality-05
FORMULA_NAME SmartHome-PT-05-CTLCardinality-06
FORMULA_NAME SmartHome-PT-05-CTLCardinality-07
FORMULA_NAME SmartHome-PT-05-CTLCardinality-08
FORMULA_NAME SmartHome-PT-05-CTLCardinality-09
FORMULA_NAME SmartHome-PT-05-CTLCardinality-10
FORMULA_NAME SmartHome-PT-05-CTLCardinality-11
FORMULA_NAME SmartHome-PT-05-CTLCardinality-12
FORMULA_NAME SmartHome-PT-05-CTLCardinality-13
FORMULA_NAME SmartHome-PT-05-CTLCardinality-14
FORMULA_NAME SmartHome-PT-05-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1679201881516

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SmartHome-PT-05
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 04:58:05] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-19 04:58:05] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 04:58:05] [INFO ] Load time of PNML (sax parser for PT used): 109 ms
[2023-03-19 04:58:05] [INFO ] Transformed 213 places.
[2023-03-19 04:58:05] [INFO ] Transformed 245 transitions.
[2023-03-19 04:58:05] [INFO ] Found NUPN structural information;
[2023-03-19 04:58:05] [INFO ] Parsed PT model containing 213 places and 245 transitions and 557 arcs in 247 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 21 ms.
Deduced a syphon composed of 17 places in 5 ms
Reduce places removed 17 places and 18 transitions.
FORMULA SmartHome-PT-05-CTLCardinality-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 58 out of 196 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 196/196 places, 227/227 transitions.
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 35 place count 161 transition count 192
Iterating global reduction 0 with 35 rules applied. Total rules applied 70 place count 161 transition count 192
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 72 place count 161 transition count 190
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 75 place count 158 transition count 187
Iterating global reduction 1 with 3 rules applied. Total rules applied 78 place count 158 transition count 187
Applied a total of 78 rules in 75 ms. Remains 158 /196 variables (removed 38) and now considering 187/227 (removed 40) transitions.
// Phase 1: matrix 187 rows 158 cols
[2023-03-19 04:58:05] [INFO ] Computed 10 place invariants in 27 ms
[2023-03-19 04:58:05] [INFO ] Implicit Places using invariants in 399 ms returned []
[2023-03-19 04:58:05] [INFO ] Invariant cache hit.
[2023-03-19 04:58:06] [INFO ] Implicit Places using invariants and state equation in 279 ms returned []
Implicit Place search using SMT with State Equation took 738 ms to find 0 implicit places.
[2023-03-19 04:58:06] [INFO ] Invariant cache hit.
[2023-03-19 04:58:06] [INFO ] Dead Transitions using invariants and state equation in 404 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 158/196 places, 187/227 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1220 ms. Remains : 158/196 places, 187/227 transitions.
Support contains 58 out of 158 places after structural reductions.
[2023-03-19 04:58:07] [INFO ] Flatten gal took : 85 ms
[2023-03-19 04:58:07] [INFO ] Flatten gal took : 56 ms
[2023-03-19 04:58:07] [INFO ] Input system was already deterministic with 187 transitions.
Support contains 53 out of 158 places (down from 58) after GAL structural reductions.
FORMULA SmartHome-PT-05-CTLCardinality-03 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 65 resets, run finished after 794 ms. (steps per millisecond=12 ) properties (out of 34) seen :29
Incomplete Best-First random walk after 10001 steps, including 13 resets, run finished after 52 ms. (steps per millisecond=192 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 13 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 14 resets, run finished after 47 ms. (steps per millisecond=212 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 17 resets, run finished after 62 ms. (steps per millisecond=161 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 14 resets, run finished after 47 ms. (steps per millisecond=212 ) properties (out of 5) seen :1
Running SMT prover for 4 properties.
[2023-03-19 04:58:08] [INFO ] Invariant cache hit.
[2023-03-19 04:58:08] [INFO ] [Real]Absence check using 10 positive place invariants in 7 ms returned sat
[2023-03-19 04:58:08] [INFO ] After 141ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:3
[2023-03-19 04:58:08] [INFO ] [Nat]Absence check using 10 positive place invariants in 9 ms returned sat
[2023-03-19 04:58:08] [INFO ] After 157ms SMT Verify possible using state equation in natural domain returned unsat :2 sat :2
[2023-03-19 04:58:08] [INFO ] Deduced a trap composed of 30 places in 84 ms of which 10 ms to minimize.
[2023-03-19 04:58:08] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 129 ms
[2023-03-19 04:58:09] [INFO ] After 331ms SMT Verify possible using trap constraints in natural domain returned unsat :2 sat :2
Attempting to minimize the solution found.
Minimization took 45 ms.
[2023-03-19 04:58:09] [INFO ] After 507ms SMT Verify possible using all constraints in natural domain returned unsat :2 sat :2
Fused 4 Parikh solutions to 1 different solutions.
Parikh walk visited 1 properties in 6 ms.
Support contains 1 out of 158 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 158/158 places, 187/187 transitions.
Graph (trivial) has 154 edges and 158 vertex of which 65 / 158 are part of one of the 5 SCC in 6 ms
Free SCC test removed 60 places
Drop transitions removed 82 transitions
Reduce isomorphic transitions removed 82 transitions.
Drop transitions removed 32 transitions
Trivial Post-agglo rules discarded 32 transitions
Performed 32 trivial Post agglomeration. Transition count delta: 32
Iterating post reduction 0 with 32 rules applied. Total rules applied 33 place count 98 transition count 73
Reduce places removed 32 places and 0 transitions.
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 1 with 37 rules applied. Total rules applied 70 place count 66 transition count 68
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 72 place count 64 transition count 68
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 4 Pre rules applied. Total rules applied 72 place count 64 transition count 64
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 3 with 8 rules applied. Total rules applied 80 place count 60 transition count 64
Discarding 13 places :
Symmetric choice reduction at 3 with 13 rule applications. Total rules 93 place count 47 transition count 51
Iterating global reduction 3 with 13 rules applied. Total rules applied 106 place count 47 transition count 51
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 108 place count 47 transition count 49
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 108 place count 47 transition count 48
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 110 place count 46 transition count 48
Performed 19 Post agglomeration using F-continuation condition with reduction of 3 identical transitions.
Deduced a syphon composed of 19 places in 0 ms
Reduce places removed 19 places and 0 transitions.
Iterating global reduction 4 with 38 rules applied. Total rules applied 148 place count 27 transition count 26
Drop transitions removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Graph (complete) has 76 edges and 27 vertex of which 25 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.2 ms
Discarding 2 places :
Also discarding 0 output transitions
Iterating post reduction 4 with 9 rules applied. Total rules applied 157 place count 25 transition count 18
Free-agglomeration rule applied 5 times.
Iterating global reduction 5 with 5 rules applied. Total rules applied 162 place count 25 transition count 13
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 5 with 5 rules applied. Total rules applied 167 place count 20 transition count 13
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 6 with 1 rules applied. Total rules applied 168 place count 19 transition count 12
Reduce places removed 5 places and 0 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 6 with 9 rules applied. Total rules applied 177 place count 14 transition count 8
Reduce places removed 4 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 7 with 5 rules applied. Total rules applied 182 place count 10 transition count 7
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 8 with 1 rules applied. Total rules applied 183 place count 9 transition count 7
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 9 with 4 Pre rules applied. Total rules applied 183 place count 9 transition count 3
Deduced a syphon composed of 4 places in 0 ms
Ensure Unique test removed 1 places
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 9 with 9 rules applied. Total rules applied 192 place count 4 transition count 3
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 9 with 1 rules applied. Total rules applied 193 place count 3 transition count 3
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 10 with 1 Pre rules applied. Total rules applied 193 place count 3 transition count 2
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 195 place count 2 transition count 2
Applied a total of 195 rules in 62 ms. Remains 2 /158 variables (removed 156) and now considering 2/187 (removed 185) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 62 ms. Remains : 2/158 places, 2/187 transitions.
Finished random walk after 1 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=1 )
Successfully simplified 2 atomic propositions for a total of 14 simplifications.
FORMULA SmartHome-PT-05-CTLCardinality-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 04:58:09] [INFO ] Flatten gal took : 22 ms
[2023-03-19 04:58:09] [INFO ] Flatten gal took : 20 ms
[2023-03-19 04:58:09] [INFO ] Input system was already deterministic with 187 transitions.
Computed a total of 23 stabilizing places and 23 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 187/187 transitions.
Discarding 23 places :
Symmetric choice reduction at 0 with 23 rule applications. Total rules 23 place count 135 transition count 164
Iterating global reduction 0 with 23 rules applied. Total rules applied 46 place count 135 transition count 164
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 49 place count 135 transition count 161
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 57 place count 127 transition count 153
Iterating global reduction 1 with 8 rules applied. Total rules applied 65 place count 127 transition count 153
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 70 place count 122 transition count 148
Iterating global reduction 1 with 5 rules applied. Total rules applied 75 place count 122 transition count 148
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 78 place count 119 transition count 145
Iterating global reduction 1 with 3 rules applied. Total rules applied 81 place count 119 transition count 145
Applied a total of 81 rules in 51 ms. Remains 119 /158 variables (removed 39) and now considering 145/187 (removed 42) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 52 ms. Remains : 119/158 places, 145/187 transitions.
[2023-03-19 04:58:09] [INFO ] Flatten gal took : 13 ms
[2023-03-19 04:58:09] [INFO ] Flatten gal took : 13 ms
[2023-03-19 04:58:09] [INFO ] Input system was already deterministic with 145 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 158/158 places, 187/187 transitions.
Graph (trivial) has 150 edges and 158 vertex of which 65 / 158 are part of one of the 5 SCC in 2 ms
Free SCC test removed 60 places
Ensure Unique test removed 77 transitions
Reduce isomorphic transitions removed 77 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 29 transitions
Trivial Post-agglo rules discarded 29 transitions
Performed 29 trivial Post agglomeration. Transition count delta: 29
Iterating post reduction 0 with 29 rules applied. Total rules applied 30 place count 97 transition count 80
Reduce places removed 29 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 32 rules applied. Total rules applied 62 place count 68 transition count 77
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 63 place count 67 transition count 77
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 6 Pre rules applied. Total rules applied 63 place count 67 transition count 71
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 3 with 12 rules applied. Total rules applied 75 place count 61 transition count 71
Discarding 12 places :
Symmetric choice reduction at 3 with 12 rule applications. Total rules 87 place count 49 transition count 59
Iterating global reduction 3 with 12 rules applied. Total rules applied 99 place count 49 transition count 59
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 101 place count 49 transition count 57
Performed 15 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 15 places in 0 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 4 with 30 rules applied. Total rules applied 131 place count 34 transition count 41
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 133 place count 34 transition count 39
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 5 with 4 rules applied. Total rules applied 137 place count 32 transition count 37
Drop transitions removed 7 transitions
Redundant transition composition rules discarded 7 transitions
Iterating global reduction 5 with 7 rules applied. Total rules applied 144 place count 32 transition count 30
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 145 place count 31 transition count 30
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 147 place count 29 transition count 28
Reduce places removed 1 places and 0 transitions.
Graph (trivial) has 13 edges and 28 vertex of which 2 / 28 are part of one of the 1 SCC in 0 ms
Free SCC test removed 1 places
Iterating post reduction 6 with 2 rules applied. Total rules applied 149 place count 27 transition count 28
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 7 with 2 rules applied. Total rules applied 151 place count 27 transition count 26
Applied a total of 151 rules in 50 ms. Remains 27 /158 variables (removed 131) and now considering 26/187 (removed 161) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 50 ms. Remains : 27/158 places, 26/187 transitions.
[2023-03-19 04:58:09] [INFO ] Flatten gal took : 3 ms
[2023-03-19 04:58:09] [INFO ] Flatten gal took : 3 ms
[2023-03-19 04:58:09] [INFO ] Input system was already deterministic with 26 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 187/187 transitions.
Discarding 26 places :
Symmetric choice reduction at 0 with 26 rule applications. Total rules 26 place count 132 transition count 161
Iterating global reduction 0 with 26 rules applied. Total rules applied 52 place count 132 transition count 161
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 56 place count 132 transition count 157
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 65 place count 123 transition count 148
Iterating global reduction 1 with 9 rules applied. Total rules applied 74 place count 123 transition count 148
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 80 place count 117 transition count 142
Iterating global reduction 1 with 6 rules applied. Total rules applied 86 place count 117 transition count 142
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 89 place count 114 transition count 139
Iterating global reduction 1 with 3 rules applied. Total rules applied 92 place count 114 transition count 139
Applied a total of 92 rules in 21 ms. Remains 114 /158 variables (removed 44) and now considering 139/187 (removed 48) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 21 ms. Remains : 114/158 places, 139/187 transitions.
[2023-03-19 04:58:09] [INFO ] Flatten gal took : 12 ms
[2023-03-19 04:58:09] [INFO ] Flatten gal took : 11 ms
[2023-03-19 04:58:09] [INFO ] Input system was already deterministic with 139 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 158/158 places, 187/187 transitions.
Graph (trivial) has 150 edges and 158 vertex of which 62 / 158 are part of one of the 5 SCC in 1 ms
Free SCC test removed 57 places
Ensure Unique test removed 73 transitions
Reduce isomorphic transitions removed 73 transitions.
Drop transitions removed 32 transitions
Trivial Post-agglo rules discarded 32 transitions
Performed 32 trivial Post agglomeration. Transition count delta: 32
Iterating post reduction 0 with 32 rules applied. Total rules applied 33 place count 101 transition count 82
Reduce places removed 32 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 35 rules applied. Total rules applied 68 place count 69 transition count 79
Reduce places removed 1 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 2 rules applied. Total rules applied 70 place count 68 transition count 78
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 71 place count 67 transition count 78
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 5 Pre rules applied. Total rules applied 71 place count 67 transition count 73
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 4 with 10 rules applied. Total rules applied 81 place count 62 transition count 73
Discarding 12 places :
Symmetric choice reduction at 4 with 12 rule applications. Total rules 93 place count 50 transition count 61
Iterating global reduction 4 with 12 rules applied. Total rules applied 105 place count 50 transition count 61
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 107 place count 50 transition count 59
Performed 18 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 18 places in 0 ms
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 5 with 36 rules applied. Total rules applied 143 place count 32 transition count 40
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 145 place count 32 transition count 38
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 6 with 4 rules applied. Total rules applied 149 place count 30 transition count 36
Drop transitions removed 7 transitions
Redundant transition composition rules discarded 7 transitions
Iterating global reduction 6 with 7 rules applied. Total rules applied 156 place count 30 transition count 29
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 157 place count 29 transition count 29
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 7 with 1 rules applied. Total rules applied 158 place count 29 transition count 29
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 7 with 1 rules applied. Total rules applied 159 place count 29 transition count 28
Applied a total of 159 rules in 40 ms. Remains 29 /158 variables (removed 129) and now considering 28/187 (removed 159) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 40 ms. Remains : 29/158 places, 28/187 transitions.
[2023-03-19 04:58:09] [INFO ] Flatten gal took : 3 ms
[2023-03-19 04:58:09] [INFO ] Flatten gal took : 3 ms
[2023-03-19 04:58:09] [INFO ] Input system was already deterministic with 28 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 187/187 transitions.
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 27 place count 131 transition count 160
Iterating global reduction 0 with 27 rules applied. Total rules applied 54 place count 131 transition count 160
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 58 place count 131 transition count 156
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 66 place count 123 transition count 148
Iterating global reduction 1 with 8 rules applied. Total rules applied 74 place count 123 transition count 148
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 79 place count 118 transition count 143
Iterating global reduction 1 with 5 rules applied. Total rules applied 84 place count 118 transition count 143
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 87 place count 115 transition count 140
Iterating global reduction 1 with 3 rules applied. Total rules applied 90 place count 115 transition count 140
Applied a total of 90 rules in 19 ms. Remains 115 /158 variables (removed 43) and now considering 140/187 (removed 47) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 19 ms. Remains : 115/158 places, 140/187 transitions.
[2023-03-19 04:58:09] [INFO ] Flatten gal took : 11 ms
[2023-03-19 04:58:09] [INFO ] Flatten gal took : 10 ms
[2023-03-19 04:58:09] [INFO ] Input system was already deterministic with 140 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 187/187 transitions.
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 27 place count 131 transition count 160
Iterating global reduction 0 with 27 rules applied. Total rules applied 54 place count 131 transition count 160
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 58 place count 131 transition count 156
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 67 place count 122 transition count 147
Iterating global reduction 1 with 9 rules applied. Total rules applied 76 place count 122 transition count 147
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 82 place count 116 transition count 141
Iterating global reduction 1 with 6 rules applied. Total rules applied 88 place count 116 transition count 141
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 92 place count 112 transition count 137
Iterating global reduction 1 with 4 rules applied. Total rules applied 96 place count 112 transition count 137
Applied a total of 96 rules in 17 ms. Remains 112 /158 variables (removed 46) and now considering 137/187 (removed 50) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 112/158 places, 137/187 transitions.
[2023-03-19 04:58:09] [INFO ] Flatten gal took : 10 ms
[2023-03-19 04:58:09] [INFO ] Flatten gal took : 10 ms
[2023-03-19 04:58:09] [INFO ] Input system was already deterministic with 137 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 187/187 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 137 transition count 166
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 137 transition count 166
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 45 place count 137 transition count 163
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 52 place count 130 transition count 156
Iterating global reduction 1 with 7 rules applied. Total rules applied 59 place count 130 transition count 156
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 64 place count 125 transition count 151
Iterating global reduction 1 with 5 rules applied. Total rules applied 69 place count 125 transition count 151
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 72 place count 122 transition count 148
Iterating global reduction 1 with 3 rules applied. Total rules applied 75 place count 122 transition count 148
Applied a total of 75 rules in 18 ms. Remains 122 /158 variables (removed 36) and now considering 148/187 (removed 39) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 122/158 places, 148/187 transitions.
[2023-03-19 04:58:09] [INFO ] Flatten gal took : 11 ms
[2023-03-19 04:58:09] [INFO ] Flatten gal took : 10 ms
[2023-03-19 04:58:09] [INFO ] Input system was already deterministic with 148 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 187/187 transitions.
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 24 place count 134 transition count 163
Iterating global reduction 0 with 24 rules applied. Total rules applied 48 place count 134 transition count 163
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 51 place count 134 transition count 160
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 59 place count 126 transition count 152
Iterating global reduction 1 with 8 rules applied. Total rules applied 67 place count 126 transition count 152
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 71 place count 122 transition count 148
Iterating global reduction 1 with 4 rules applied. Total rules applied 75 place count 122 transition count 148
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 79 place count 118 transition count 144
Iterating global reduction 1 with 4 rules applied. Total rules applied 83 place count 118 transition count 144
Applied a total of 83 rules in 19 ms. Remains 118 /158 variables (removed 40) and now considering 144/187 (removed 43) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 19 ms. Remains : 118/158 places, 144/187 transitions.
[2023-03-19 04:58:09] [INFO ] Flatten gal took : 10 ms
[2023-03-19 04:58:09] [INFO ] Flatten gal took : 10 ms
[2023-03-19 04:58:09] [INFO ] Input system was already deterministic with 144 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 158/158 places, 187/187 transitions.
Graph (trivial) has 145 edges and 158 vertex of which 58 / 158 are part of one of the 5 SCC in 1 ms
Free SCC test removed 53 places
Ensure Unique test removed 68 transitions
Reduce isomorphic transitions removed 68 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 35 transitions
Trivial Post-agglo rules discarded 35 transitions
Performed 35 trivial Post agglomeration. Transition count delta: 35
Iterating post reduction 0 with 35 rules applied. Total rules applied 36 place count 104 transition count 83
Reduce places removed 35 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 1 with 42 rules applied. Total rules applied 78 place count 69 transition count 76
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 81 place count 66 transition count 76
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 5 Pre rules applied. Total rules applied 81 place count 66 transition count 71
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 3 with 10 rules applied. Total rules applied 91 place count 61 transition count 71
Discarding 9 places :
Symmetric choice reduction at 3 with 9 rule applications. Total rules 100 place count 52 transition count 62
Iterating global reduction 3 with 9 rules applied. Total rules applied 109 place count 52 transition count 62
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 111 place count 52 transition count 60
Performed 16 Post agglomeration using F-continuation condition.Transition count delta: 16
Deduced a syphon composed of 16 places in 1 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 4 with 32 rules applied. Total rules applied 143 place count 36 transition count 44
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 144 place count 36 transition count 43
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 146 place count 35 transition count 42
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 5 with 5 rules applied. Total rules applied 151 place count 35 transition count 37
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 5 with 1 rules applied. Total rules applied 152 place count 35 transition count 37
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 5 with 1 rules applied. Total rules applied 153 place count 35 transition count 36
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 155 place count 33 transition count 34
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 157 place count 31 transition count 34
Applied a total of 157 rules in 41 ms. Remains 31 /158 variables (removed 127) and now considering 34/187 (removed 153) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 41 ms. Remains : 31/158 places, 34/187 transitions.
[2023-03-19 04:58:09] [INFO ] Flatten gal took : 3 ms
[2023-03-19 04:58:09] [INFO ] Flatten gal took : 2 ms
[2023-03-19 04:58:09] [INFO ] Input system was already deterministic with 34 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 158/158 places, 187/187 transitions.
Graph (trivial) has 154 edges and 158 vertex of which 65 / 158 are part of one of the 5 SCC in 0 ms
Free SCC test removed 60 places
Ensure Unique test removed 77 transitions
Reduce isomorphic transitions removed 77 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 32 transitions
Trivial Post-agglo rules discarded 32 transitions
Performed 32 trivial Post agglomeration. Transition count delta: 32
Iterating post reduction 0 with 32 rules applied. Total rules applied 33 place count 97 transition count 77
Reduce places removed 32 places and 0 transitions.
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 1 with 37 rules applied. Total rules applied 70 place count 65 transition count 72
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 72 place count 63 transition count 72
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 5 Pre rules applied. Total rules applied 72 place count 63 transition count 67
Deduced a syphon composed of 5 places in 1 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 3 with 10 rules applied. Total rules applied 82 place count 58 transition count 67
Discarding 13 places :
Symmetric choice reduction at 3 with 13 rule applications. Total rules 95 place count 45 transition count 54
Iterating global reduction 3 with 13 rules applied. Total rules applied 108 place count 45 transition count 54
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 110 place count 45 transition count 52
Performed 16 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 16 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 4 with 32 rules applied. Total rules applied 142 place count 29 transition count 35
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 144 place count 29 transition count 33
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 5 with 4 rules applied. Total rules applied 148 place count 27 transition count 31
Drop transitions removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 5 with 8 rules applied. Total rules applied 156 place count 27 transition count 23
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 158 place count 25 transition count 23
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 160 place count 23 transition count 21
Applied a total of 160 rules in 40 ms. Remains 23 /158 variables (removed 135) and now considering 21/187 (removed 166) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 41 ms. Remains : 23/158 places, 21/187 transitions.
[2023-03-19 04:58:09] [INFO ] Flatten gal took : 1 ms
[2023-03-19 04:58:09] [INFO ] Flatten gal took : 1 ms
[2023-03-19 04:58:09] [INFO ] Input system was already deterministic with 21 transitions.
Finished random walk after 118 steps, including 16 resets, run visited all 1 properties in 2 ms. (steps per millisecond=59 )
FORMULA SmartHome-PT-05-CTLCardinality-11 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 158/158 places, 187/187 transitions.
Graph (trivial) has 153 edges and 158 vertex of which 65 / 158 are part of one of the 5 SCC in 0 ms
Free SCC test removed 60 places
Ensure Unique test removed 77 transitions
Reduce isomorphic transitions removed 77 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 32 transitions
Trivial Post-agglo rules discarded 32 transitions
Performed 32 trivial Post agglomeration. Transition count delta: 32
Iterating post reduction 0 with 32 rules applied. Total rules applied 33 place count 97 transition count 77
Reduce places removed 32 places and 0 transitions.
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 1 with 37 rules applied. Total rules applied 70 place count 65 transition count 72
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 72 place count 63 transition count 72
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 5 Pre rules applied. Total rules applied 72 place count 63 transition count 67
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 3 with 10 rules applied. Total rules applied 82 place count 58 transition count 67
Discarding 12 places :
Symmetric choice reduction at 3 with 12 rule applications. Total rules 94 place count 46 transition count 55
Iterating global reduction 3 with 12 rules applied. Total rules applied 106 place count 46 transition count 55
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 108 place count 46 transition count 53
Performed 16 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 16 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 4 with 32 rules applied. Total rules applied 140 place count 30 transition count 36
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 142 place count 30 transition count 34
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 5 with 4 rules applied. Total rules applied 146 place count 28 transition count 32
Drop transitions removed 7 transitions
Redundant transition composition rules discarded 7 transitions
Iterating global reduction 5 with 7 rules applied. Total rules applied 153 place count 28 transition count 25
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 154 place count 27 transition count 25
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 156 place count 25 transition count 23
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 157 place count 24 transition count 23
Applied a total of 157 rules in 20 ms. Remains 24 /158 variables (removed 134) and now considering 23/187 (removed 164) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 20 ms. Remains : 24/158 places, 23/187 transitions.
[2023-03-19 04:58:10] [INFO ] Flatten gal took : 1 ms
[2023-03-19 04:58:10] [INFO ] Flatten gal took : 1 ms
[2023-03-19 04:58:10] [INFO ] Input system was already deterministic with 23 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 158/158 places, 187/187 transitions.
Graph (trivial) has 152 edges and 158 vertex of which 57 / 158 are part of one of the 5 SCC in 1 ms
Free SCC test removed 52 places
Ensure Unique test removed 67 transitions
Reduce isomorphic transitions removed 67 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 35 transitions
Trivial Post-agglo rules discarded 35 transitions
Performed 35 trivial Post agglomeration. Transition count delta: 35
Iterating post reduction 0 with 35 rules applied. Total rules applied 36 place count 105 transition count 84
Reduce places removed 35 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 1 with 42 rules applied. Total rules applied 78 place count 70 transition count 77
Reduce places removed 3 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 4 rules applied. Total rules applied 82 place count 67 transition count 76
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 83 place count 66 transition count 76
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 6 Pre rules applied. Total rules applied 83 place count 66 transition count 70
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 4 with 12 rules applied. Total rules applied 95 place count 60 transition count 70
Discarding 13 places :
Symmetric choice reduction at 4 with 13 rule applications. Total rules 108 place count 47 transition count 57
Iterating global reduction 4 with 13 rules applied. Total rules applied 121 place count 47 transition count 57
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 123 place count 47 transition count 55
Performed 15 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 15 places in 1 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 5 with 30 rules applied. Total rules applied 153 place count 32 transition count 39
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 155 place count 32 transition count 37
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 6 with 4 rules applied. Total rules applied 159 place count 30 transition count 35
Drop transitions removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 6 with 8 rules applied. Total rules applied 167 place count 30 transition count 27
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 169 place count 28 transition count 27
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 171 place count 26 transition count 25
Applied a total of 171 rules in 20 ms. Remains 26 /158 variables (removed 132) and now considering 25/187 (removed 162) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 20 ms. Remains : 26/158 places, 25/187 transitions.
[2023-03-19 04:58:10] [INFO ] Flatten gal took : 1 ms
[2023-03-19 04:58:10] [INFO ] Flatten gal took : 1 ms
[2023-03-19 04:58:10] [INFO ] Input system was already deterministic with 25 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 158/158 places, 187/187 transitions.
Graph (trivial) has 154 edges and 158 vertex of which 65 / 158 are part of one of the 5 SCC in 0 ms
Free SCC test removed 60 places
Ensure Unique test removed 77 transitions
Reduce isomorphic transitions removed 77 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 32 transitions
Trivial Post-agglo rules discarded 32 transitions
Performed 32 trivial Post agglomeration. Transition count delta: 32
Iterating post reduction 0 with 32 rules applied. Total rules applied 33 place count 97 transition count 77
Reduce places removed 32 places and 0 transitions.
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 1 with 37 rules applied. Total rules applied 70 place count 65 transition count 72
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 72 place count 63 transition count 72
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 4 Pre rules applied. Total rules applied 72 place count 63 transition count 68
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 3 with 8 rules applied. Total rules applied 80 place count 59 transition count 68
Discarding 13 places :
Symmetric choice reduction at 3 with 13 rule applications. Total rules 93 place count 46 transition count 55
Iterating global reduction 3 with 13 rules applied. Total rules applied 106 place count 46 transition count 55
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 108 place count 46 transition count 53
Performed 16 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 16 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 4 with 32 rules applied. Total rules applied 140 place count 30 transition count 36
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 142 place count 30 transition count 34
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 5 with 4 rules applied. Total rules applied 146 place count 28 transition count 32
Drop transitions removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 5 with 8 rules applied. Total rules applied 154 place count 28 transition count 24
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 156 place count 26 transition count 24
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 158 place count 24 transition count 22
Applied a total of 158 rules in 16 ms. Remains 24 /158 variables (removed 134) and now considering 22/187 (removed 165) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 16 ms. Remains : 24/158 places, 22/187 transitions.
[2023-03-19 04:58:10] [INFO ] Flatten gal took : 1 ms
[2023-03-19 04:58:10] [INFO ] Flatten gal took : 2 ms
[2023-03-19 04:58:10] [INFO ] Input system was already deterministic with 22 transitions.
[2023-03-19 04:58:10] [INFO ] Flatten gal took : 9 ms
[2023-03-19 04:58:10] [INFO ] Flatten gal took : 9 ms
[2023-03-19 04:58:10] [INFO ] Export to MCC of 12 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 3 ms.
[2023-03-19 04:58:10] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 158 places, 187 transitions and 437 arcs took 1 ms.
Total runtime 5048 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT SmartHome-PT-05
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374

FORMULA SmartHome-PT-05-CTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-05-CTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-05-CTLCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-05-CTLCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-05-CTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-05-CTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-05-CTLCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-05-CTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-05-CTLCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-05-CTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679202071598

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:207
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:287
lola: rewrite Frontend/Parser/formula_rewrite.k:202
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 20 (type EXCL) for 19 SmartHome-PT-05-CTLCardinality-01
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for SmartHome-PT-05-CTLCardinality-01
lola: result : false
lola: markings : 130
lola: fired transitions : 464
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 17 (type EXCL) for 0 SmartHome-PT-05-CTLCardinality-00
lola: time limit : 225 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for SmartHome-PT-05-CTLCardinality-00
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 56 (type EXCL) for 0 SmartHome-PT-05-CTLCardinality-00
lola: time limit : 240 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for SmartHome-PT-05-CTLCardinality-00
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 15 (type EXCL) for 0 SmartHome-PT-05-CTLCardinality-00
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: FINISHED task # 15 (type EXCL) for SmartHome-PT-05-CTLCardinality-00
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: LAUNCH task # 57 (type EXCL) for 44 SmartHome-PT-05-CTLCardinality-10
lola: time limit : 300 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 57 (type EXCL) for SmartHome-PT-05-CTLCardinality-10
lola: result : false
lola: markings : 4
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 58 (type EXCL) for 31 SmartHome-PT-05-CTLCardinality-07
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 58 (type EXCL) for SmartHome-PT-05-CTLCardinality-07
lola: result : true
lola: markings : 1536
lola: fired transitions : 7073
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 50 SmartHome-PT-05-CTLCardinality-14
lola: time limit : 360 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for SmartHome-PT-05-CTLCardinality-14
lola: result : true
lola: markings : 71
lola: fired transitions : 259
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 34 (type EXCL) for 31 SmartHome-PT-05-CTLCardinality-07
lola: time limit : 400 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 34 (type EXCL) for SmartHome-PT-05-CTLCardinality-07
lola: result : true
lola: markings : 354
lola: fired transitions : 451
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 SmartHome-PT-05-CTLCardinality-02
lola: time limit : 450 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 5/450 3/32 SmartHome-PT-05-CTLCardinality-02 459328 m, 91865 m/sec, 2588943 t fired, .

Time elapsed: 5 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 10/450 4/32 SmartHome-PT-05-CTLCardinality-02 862654 m, 80665 m/sec, 5362455 t fired, .

Time elapsed: 10 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 15/450 6/32 SmartHome-PT-05-CTLCardinality-02 1260783 m, 79625 m/sec, 8102612 t fired, .

Time elapsed: 15 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 20/450 8/32 SmartHome-PT-05-CTLCardinality-02 1680605 m, 83964 m/sec, 10970301 t fired, .

Time elapsed: 20 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 25/450 10/32 SmartHome-PT-05-CTLCardinality-02 2107622 m, 85403 m/sec, 13884850 t fired, .

Time elapsed: 25 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 30/450 12/32 SmartHome-PT-05-CTLCardinality-02 2587048 m, 95885 m/sec, 16797626 t fired, .

Time elapsed: 30 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 35/450 14/32 SmartHome-PT-05-CTLCardinality-02 2997047 m, 81999 m/sec, 19686281 t fired, .

Time elapsed: 35 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 40/450 17/32 SmartHome-PT-05-CTLCardinality-02 3517126 m, 104015 m/sec, 22664287 t fired, .

Time elapsed: 40 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 45/450 18/32 SmartHome-PT-05-CTLCardinality-02 3931652 m, 82905 m/sec, 25438834 t fired, .

Time elapsed: 45 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 50/450 20/32 SmartHome-PT-05-CTLCardinality-02 4296504 m, 72970 m/sec, 28111846 t fired, .

Time elapsed: 50 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 55/450 22/32 SmartHome-PT-05-CTLCardinality-02 4760786 m, 92856 m/sec, 30876172 t fired, .

Time elapsed: 55 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 60/450 25/32 SmartHome-PT-05-CTLCardinality-02 5353440 m, 118530 m/sec, 33562969 t fired, .

Time elapsed: 60 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 65/450 27/32 SmartHome-PT-05-CTLCardinality-02 5932803 m, 115872 m/sec, 35897530 t fired, .

Time elapsed: 65 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 70/450 29/32 SmartHome-PT-05-CTLCardinality-02 6387629 m, 90965 m/sec, 38188817 t fired, .

Time elapsed: 70 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 75/450 31/32 SmartHome-PT-05-CTLCardinality-02 6752113 m, 72896 m/sec, 40647177 t fired, .

Time elapsed: 75 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 80/450 32/32 SmartHome-PT-05-CTLCardinality-02 7076398 m, 64857 m/sec, 43225713 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 23 (type EXCL) for SmartHome-PT-05-CTLCardinality-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 39 (type EXCL) for 38 SmartHome-PT-05-CTLCardinality-08
lola: time limit : 502 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 5/502 2/32 SmartHome-PT-05-CTLCardinality-08 418420 m, 83684 m/sec, 2720818 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 10/502 4/32 SmartHome-PT-05-CTLCardinality-08 824301 m, 81176 m/sec, 5559354 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 15/502 6/32 SmartHome-PT-05-CTLCardinality-08 1195416 m, 74223 m/sec, 8409659 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 20/502 8/32 SmartHome-PT-05-CTLCardinality-08 1621704 m, 85257 m/sec, 11365696 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 25/502 10/32 SmartHome-PT-05-CTLCardinality-08 2020827 m, 79824 m/sec, 14245631 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 30/502 12/32 SmartHome-PT-05-CTLCardinality-08 2468252 m, 89485 m/sec, 17166093 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 35/502 14/32 SmartHome-PT-05-CTLCardinality-08 2994469 m, 105243 m/sec, 19942997 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 40/502 16/32 SmartHome-PT-05-CTLCardinality-08 3361315 m, 73369 m/sec, 22553107 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 45/502 18/32 SmartHome-PT-05-CTLCardinality-08 3747271 m, 77191 m/sec, 25026880 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 50/502 19/32 SmartHome-PT-05-CTLCardinality-08 4109342 m, 72414 m/sec, 27469165 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 55/502 21/32 SmartHome-PT-05-CTLCardinality-08 4456670 m, 69465 m/sec, 29970013 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 60/502 22/32 SmartHome-PT-05-CTLCardinality-08 4766875 m, 62041 m/sec, 32496877 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 65/502 24/32 SmartHome-PT-05-CTLCardinality-08 5110985 m, 68822 m/sec, 34963525 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 70/502 25/32 SmartHome-PT-05-CTLCardinality-08 5423441 m, 62491 m/sec, 37546307 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 75/502 27/32 SmartHome-PT-05-CTLCardinality-08 5789125 m, 73136 m/sec, 40080433 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 80/502 28/32 SmartHome-PT-05-CTLCardinality-08 6144842 m, 71143 m/sec, 42508882 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 85/502 30/32 SmartHome-PT-05-CTLCardinality-08 6490478 m, 69127 m/sec, 44997127 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 90/502 31/32 SmartHome-PT-05-CTLCardinality-08 6816417 m, 65187 m/sec, 47512494 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 39 (type EXCL) for SmartHome-PT-05-CTLCardinality-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-05-CTLCardinality-00: DISJ 0 1 0 0 8 0 0 1
SmartHome-PT-05-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-05-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-05-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-05-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 29 (type EXCL) for 28 SmartHome-PT-05-CTLCardinality-06
lola: time limit : 570 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for SmartHome-PT-05-CTLCardinality-06
lola: result : true
lola: markings : 353
lola: fired transitions : 450
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 59 (type EXCL) for 0 SmartHome-PT-05-CTLCardinality-00
lola: time limit : 684 sec
lola: memory limit: 32 pages
lola: FINISHED task # 59 (type EXCL) for SmartHome-PT-05-CTLCardinality-00
lola: result : false
lola: markings : 19
lola: fired transitions : 32
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 SmartHome-PT-05-CTLCardinality-04
lola: time limit : 855 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for SmartHome-PT-05-CTLCardinality-04
lola: result : true
lola: markings : 26
lola: fired transitions : 87
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 SmartHome-PT-05-CTLCardinality-13
lola: time limit : 1140 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for SmartHome-PT-05-CTLCardinality-13
lola: result : true
lola: markings : 10
lola: fired transitions : 48
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 53 SmartHome-PT-05-CTLCardinality-15
lola: time limit : 1710 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for SmartHome-PT-05-CTLCardinality-15
lola: result : true
lola: markings : 13
lola: fired transitions : 97
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 SmartHome-PT-05-CTLCardinality-09
lola: time limit : 3420 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for SmartHome-PT-05-CTLCardinality-09
lola: result : true
lola: markings : 46
lola: fired transitions : 120
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 12

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-05-CTLCardinality-00: DISJ false DISJ
SmartHome-PT-05-CTLCardinality-01: CTL false CTL model checker
SmartHome-PT-05-CTLCardinality-02: CTL unknown AGGR
SmartHome-PT-05-CTLCardinality-04: CTL true CTL model checker
SmartHome-PT-05-CTLCardinality-06: CTL true CTL model checker
SmartHome-PT-05-CTLCardinality-07: DISJ true CTL model checker
SmartHome-PT-05-CTLCardinality-08: CTL unknown AGGR
SmartHome-PT-05-CTLCardinality-09: CTL true CTL model checker
SmartHome-PT-05-CTLCardinality-10: SP ACTL false LTL model checker
SmartHome-PT-05-CTLCardinality-13: CTL true CTL model checker
SmartHome-PT-05-CTLCardinality-14: EGEF true CTL model checker
SmartHome-PT-05-CTLCardinality-15: CTL true CTL model checker


Time elapsed: 180 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmartHome-PT-05"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is SmartHome-PT-05, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r455-smll-167912647000185"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SmartHome-PT-05.tgz
mv SmartHome-PT-05 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;