fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r455-smll-167912647000153
Last Updated
May 14, 2023

About the Execution of LoLa+red for SmartHome-PT-01

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
204.468 8584.00 13426.00 556.60 TTFTFFTTFTTTTFTF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r455-smll-167912647000153.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is SmartHome-PT-01, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r455-smll-167912647000153
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 488K
-rw-r--r-- 1 mcc users 6.8K Feb 26 05:46 CTLCardinality.txt
-rw-r--r-- 1 mcc users 75K Feb 26 05:46 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K Feb 26 05:44 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K Feb 26 05:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.2K Feb 25 17:08 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 17:08 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 17:08 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:08 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 05:50 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 124K Feb 26 05:50 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.0K Feb 26 05:48 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 80K Feb 26 05:48 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:08 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:08 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 25K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SmartHome-PT-01-CTLCardinality-00
FORMULA_NAME SmartHome-PT-01-CTLCardinality-01
FORMULA_NAME SmartHome-PT-01-CTLCardinality-02
FORMULA_NAME SmartHome-PT-01-CTLCardinality-03
FORMULA_NAME SmartHome-PT-01-CTLCardinality-04
FORMULA_NAME SmartHome-PT-01-CTLCardinality-05
FORMULA_NAME SmartHome-PT-01-CTLCardinality-06
FORMULA_NAME SmartHome-PT-01-CTLCardinality-07
FORMULA_NAME SmartHome-PT-01-CTLCardinality-08
FORMULA_NAME SmartHome-PT-01-CTLCardinality-09
FORMULA_NAME SmartHome-PT-01-CTLCardinality-10
FORMULA_NAME SmartHome-PT-01-CTLCardinality-11
FORMULA_NAME SmartHome-PT-01-CTLCardinality-12
FORMULA_NAME SmartHome-PT-01-CTLCardinality-13
FORMULA_NAME SmartHome-PT-01-CTLCardinality-14
FORMULA_NAME SmartHome-PT-01-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1679201186434

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SmartHome-PT-01
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 04:46:29] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-19 04:46:30] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 04:46:30] [INFO ] Load time of PNML (sax parser for PT used): 84 ms
[2023-03-19 04:46:30] [INFO ] Transformed 38 places.
[2023-03-19 04:46:30] [INFO ] Transformed 113 transitions.
[2023-03-19 04:46:30] [INFO ] Found NUPN structural information;
[2023-03-19 04:46:30] [INFO ] Parsed PT model containing 38 places and 113 transitions and 321 arcs in 247 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 27 ms.
Initial state reduction rules removed 2 formulas.
Ensure Unique test removed 58 transitions
Reduce redundant transitions removed 58 transitions.
FORMULA SmartHome-PT-01-CTLCardinality-00 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmartHome-PT-01-CTLCardinality-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmartHome-PT-01-CTLCardinality-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 31 out of 38 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 38/38 places, 55/55 transitions.
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 0 with 10 rules applied. Total rules applied 10 place count 38 transition count 45
Applied a total of 10 rules in 24 ms. Remains 38 /38 variables (removed 0) and now considering 45/55 (removed 10) transitions.
[2023-03-19 04:46:30] [INFO ] Flow matrix only has 34 transitions (discarded 11 similar events)
// Phase 1: matrix 34 rows 38 cols
[2023-03-19 04:46:30] [INFO ] Computed 15 place invariants in 7 ms
[2023-03-19 04:46:30] [INFO ] Implicit Places using invariants in 311 ms returned [1]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 372 ms to find 1 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 37/38 places, 45/55 transitions.
Applied a total of 0 rules in 2 ms. Remains 37 /37 variables (removed 0) and now considering 45/45 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 399 ms. Remains : 37/38 places, 45/55 transitions.
Support contains 31 out of 37 places after structural reductions.
[2023-03-19 04:46:31] [INFO ] Flatten gal took : 40 ms
[2023-03-19 04:46:31] [INFO ] Flatten gal took : 16 ms
[2023-03-19 04:46:31] [INFO ] Input system was already deterministic with 45 transitions.
Support contains 27 out of 37 places (down from 31) after GAL structural reductions.
FORMULA SmartHome-PT-01-CTLCardinality-09 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 2 resets, run finished after 200 ms. (steps per millisecond=50 ) properties (out of 27) seen :26
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-19 04:46:31] [INFO ] Flow matrix only has 34 transitions (discarded 11 similar events)
// Phase 1: matrix 34 rows 37 cols
[2023-03-19 04:46:31] [INFO ] Computed 14 place invariants in 6 ms
[2023-03-19 04:46:31] [INFO ] [Real]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-19 04:46:31] [INFO ] [Real]Absence check using 13 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-19 04:46:31] [INFO ] After 105ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 1 atomic propositions for a total of 12 simplifications.
FORMULA SmartHome-PT-01-CTLCardinality-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 04:46:31] [INFO ] Flatten gal took : 9 ms
[2023-03-19 04:46:31] [INFO ] Flatten gal took : 9 ms
[2023-03-19 04:46:31] [INFO ] Input system was already deterministic with 45 transitions.
Computed a total of 19 stabilizing places and 13 stable transitions
Graph (complete) has 84 edges and 37 vertex of which 36 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.3 ms
Starting structural reductions in SI_CTL mode, iteration 0 : 37/37 places, 45/45 transitions.
Graph (trivial) has 32 edges and 37 vertex of which 18 / 37 are part of one of the 8 SCC in 5 ms
Free SCC test removed 10 places
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Graph (complete) has 64 edges and 27 vertex of which 26 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.1 ms
Discarding 1 places :
Also discarding 0 output transitions
Reduce places removed 1 places and 1 transitions.
Reduce places removed 12 places and 0 transitions.
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Graph (complete) has 13 edges and 13 vertex of which 8 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.1 ms
Discarding 5 places :
Also discarding 5 output transitions
Drop transitions removed 5 transitions
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 0 with 26 rules applied. Total rules applied 28 place count 8 transition count 6
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 30 place count 6 transition count 6
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 30 place count 6 transition count 4
Deduced a syphon composed of 2 places in 0 ms
Ensure Unique test removed 1 places
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 5 rules applied. Total rules applied 35 place count 3 transition count 4
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 35 place count 3 transition count 3
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 37 place count 2 transition count 3
Applied a total of 37 rules in 24 ms. Remains 2 /37 variables (removed 35) and now considering 3/45 (removed 42) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 24 ms. Remains : 2/37 places, 3/45 transitions.
[2023-03-19 04:46:31] [INFO ] Flatten gal took : 1 ms
[2023-03-19 04:46:31] [INFO ] Flatten gal took : 1 ms
[2023-03-19 04:46:31] [INFO ] Input system was already deterministic with 3 transitions.
Starting structural reductions in LTL mode, iteration 0 : 37/37 places, 45/45 transitions.
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 36 transition count 45
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 6 place count 31 transition count 40
Iterating global reduction 1 with 5 rules applied. Total rules applied 11 place count 31 transition count 40
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 13 place count 31 transition count 38
Applied a total of 13 rules in 9 ms. Remains 31 /37 variables (removed 6) and now considering 38/45 (removed 7) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 31/37 places, 38/45 transitions.
[2023-03-19 04:46:31] [INFO ] Flatten gal took : 5 ms
[2023-03-19 04:46:31] [INFO ] Flatten gal took : 6 ms
[2023-03-19 04:46:31] [INFO ] Input system was already deterministic with 38 transitions.
Starting structural reductions in LTL mode, iteration 0 : 37/37 places, 45/45 transitions.
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 36 transition count 45
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 6 place count 31 transition count 40
Iterating global reduction 1 with 5 rules applied. Total rules applied 11 place count 31 transition count 40
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 13 place count 31 transition count 38
Applied a total of 13 rules in 6 ms. Remains 31 /37 variables (removed 6) and now considering 38/45 (removed 7) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 31/37 places, 38/45 transitions.
[2023-03-19 04:46:31] [INFO ] Flatten gal took : 5 ms
[2023-03-19 04:46:31] [INFO ] Flatten gal took : 5 ms
[2023-03-19 04:46:31] [INFO ] Input system was already deterministic with 38 transitions.
Starting structural reductions in LTL mode, iteration 0 : 37/37 places, 45/45 transitions.
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 36 transition count 45
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 6 place count 31 transition count 40
Iterating global reduction 1 with 5 rules applied. Total rules applied 11 place count 31 transition count 40
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 13 place count 31 transition count 38
Applied a total of 13 rules in 5 ms. Remains 31 /37 variables (removed 6) and now considering 38/45 (removed 7) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 31/37 places, 38/45 transitions.
[2023-03-19 04:46:31] [INFO ] Flatten gal took : 5 ms
[2023-03-19 04:46:31] [INFO ] Flatten gal took : 4 ms
[2023-03-19 04:46:31] [INFO ] Input system was already deterministic with 38 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 37/37 places, 45/45 transitions.
Graph (trivial) has 31 edges and 37 vertex of which 18 / 37 are part of one of the 8 SCC in 1 ms
Free SCC test removed 10 places
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Graph (complete) has 64 edges and 27 vertex of which 26 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.0 ms
Discarding 1 places :
Also discarding 0 output transitions
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 7 place count 21 transition count 20
Iterating global reduction 0 with 5 rules applied. Total rules applied 12 place count 21 transition count 20
Applied a total of 12 rules in 12 ms. Remains 21 /37 variables (removed 16) and now considering 20/45 (removed 25) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12 ms. Remains : 21/37 places, 20/45 transitions.
[2023-03-19 04:46:31] [INFO ] Flatten gal took : 2 ms
[2023-03-19 04:46:31] [INFO ] Flatten gal took : 10 ms
[2023-03-19 04:46:31] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 37/37 places, 45/45 transitions.
Graph (trivial) has 21 edges and 37 vertex of which 9 / 37 are part of one of the 4 SCC in 1 ms
Free SCC test removed 5 places
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Graph (complete) has 74 edges and 32 vertex of which 31 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.1 ms
Discarding 1 places :
Also discarding 0 output transitions
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 5 place count 28 transition count 32
Iterating global reduction 0 with 3 rules applied. Total rules applied 8 place count 28 transition count 32
Applied a total of 8 rules in 9 ms. Remains 28 /37 variables (removed 9) and now considering 32/45 (removed 13) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9 ms. Remains : 28/37 places, 32/45 transitions.
[2023-03-19 04:46:31] [INFO ] Flatten gal took : 3 ms
[2023-03-19 04:46:31] [INFO ] Flatten gal took : 4 ms
[2023-03-19 04:46:31] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in LTL mode, iteration 0 : 37/37 places, 45/45 transitions.
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 36 transition count 45
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 5 place count 32 transition count 41
Iterating global reduction 1 with 4 rules applied. Total rules applied 9 place count 32 transition count 41
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 11 place count 32 transition count 39
Applied a total of 11 rules in 5 ms. Remains 32 /37 variables (removed 5) and now considering 39/45 (removed 6) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 32/37 places, 39/45 transitions.
[2023-03-19 04:46:31] [INFO ] Flatten gal took : 4 ms
[2023-03-19 04:46:31] [INFO ] Flatten gal took : 4 ms
[2023-03-19 04:46:31] [INFO ] Input system was already deterministic with 39 transitions.
Starting structural reductions in LTL mode, iteration 0 : 37/37 places, 45/45 transitions.
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 36 transition count 45
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 5 place count 32 transition count 41
Iterating global reduction 1 with 4 rules applied. Total rules applied 9 place count 32 transition count 41
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 11 place count 32 transition count 39
Applied a total of 11 rules in 5 ms. Remains 32 /37 variables (removed 5) and now considering 39/45 (removed 6) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 32/37 places, 39/45 transitions.
[2023-03-19 04:46:31] [INFO ] Flatten gal took : 3 ms
[2023-03-19 04:46:31] [INFO ] Flatten gal took : 4 ms
[2023-03-19 04:46:31] [INFO ] Input system was already deterministic with 39 transitions.
Starting structural reductions in LTL mode, iteration 0 : 37/37 places, 45/45 transitions.
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 36 transition count 45
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 6 place count 31 transition count 40
Iterating global reduction 1 with 5 rules applied. Total rules applied 11 place count 31 transition count 40
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 13 place count 31 transition count 38
Applied a total of 13 rules in 5 ms. Remains 31 /37 variables (removed 6) and now considering 38/45 (removed 7) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 31/37 places, 38/45 transitions.
[2023-03-19 04:46:31] [INFO ] Flatten gal took : 4 ms
[2023-03-19 04:46:31] [INFO ] Flatten gal took : 4 ms
[2023-03-19 04:46:31] [INFO ] Input system was already deterministic with 38 transitions.
Starting structural reductions in LTL mode, iteration 0 : 37/37 places, 45/45 transitions.
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 36 transition count 45
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 6 place count 31 transition count 40
Iterating global reduction 1 with 5 rules applied. Total rules applied 11 place count 31 transition count 40
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 13 place count 31 transition count 38
Applied a total of 13 rules in 6 ms. Remains 31 /37 variables (removed 6) and now considering 38/45 (removed 7) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 31/37 places, 38/45 transitions.
[2023-03-19 04:46:31] [INFO ] Flatten gal took : 4 ms
[2023-03-19 04:46:31] [INFO ] Flatten gal took : 3 ms
[2023-03-19 04:46:31] [INFO ] Input system was already deterministic with 38 transitions.
Starting structural reductions in LTL mode, iteration 0 : 37/37 places, 45/45 transitions.
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 36 transition count 45
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 5 place count 32 transition count 41
Iterating global reduction 1 with 4 rules applied. Total rules applied 9 place count 32 transition count 41
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 10 place count 32 transition count 40
Applied a total of 10 rules in 5 ms. Remains 32 /37 variables (removed 5) and now considering 40/45 (removed 5) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 32/37 places, 40/45 transitions.
[2023-03-19 04:46:32] [INFO ] Flatten gal took : 3 ms
[2023-03-19 04:46:32] [INFO ] Flatten gal took : 4 ms
[2023-03-19 04:46:32] [INFO ] Input system was already deterministic with 40 transitions.
[2023-03-19 04:46:32] [INFO ] Flatten gal took : 5 ms
[2023-03-19 04:46:32] [INFO ] Flatten gal took : 5 ms
[2023-03-19 04:46:32] [INFO ] Export to MCC of 11 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 3 ms.
[2023-03-19 04:46:32] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 37 places, 45 transitions and 128 arcs took 1 ms.
Total runtime 2107 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT SmartHome-PT-01
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375

FORMULA SmartHome-PT-01-CTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-01-CTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-01-CTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-01-CTLCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-01-CTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-01-CTLCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-01-CTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-01-CTLCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-01-CTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-01-CTLCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-01-CTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679201195018

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:202
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 8 (type EXCL) for 3 SmartHome-PT-01-CTLCardinality-02
lola: time limit : 240 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 8 (type EXCL) for SmartHome-PT-01-CTLCardinality-02
lola: result : false
lola: markings : 43200
lola: fired transitions : 828598
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 SmartHome-PT-01-CTLCardinality-15
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for SmartHome-PT-01-CTLCardinality-15
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 SmartHome-PT-01-CTLCardinality-13
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for SmartHome-PT-01-CTLCardinality-13
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 SmartHome-PT-01-CTLCardinality-11
lola: time limit : 449 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for SmartHome-PT-01-CTLCardinality-11
lola: result : true
lola: markings : 22
lola: fired transitions : 65
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 SmartHome-PT-01-CTLCardinality-08
lola: time limit : 514 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for SmartHome-PT-01-CTLCardinality-08
lola: result : false
lola: markings : 2
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 SmartHome-PT-01-CTLCardinality-07
lola: time limit : 599 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for SmartHome-PT-01-CTLCardinality-07
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 13 SmartHome-PT-01-CTLCardinality-04
lola: time limit : 719 sec
lola: memory limit: 32 pages
lola: FINISHED task # 14 (type EXCL) for SmartHome-PT-01-CTLCardinality-04
lola: result : false
lola: markings : 43201
lola: fired transitions : 904418
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 11 (type EXCL) for 10 SmartHome-PT-01-CTLCardinality-03
lola: time limit : 899 sec
lola: memory limit: 32 pages
lola: FINISHED task # 11 (type EXCL) for SmartHome-PT-01-CTLCardinality-03
lola: result : true
lola: markings : 16201
lola: fired transitions : 95241
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 SmartHome-PT-01-CTLCardinality-05
lola: time limit : 1199 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for SmartHome-PT-01-CTLCardinality-05
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 SmartHome-PT-01-CTLCardinality-01
lola: time limit : 1799 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for SmartHome-PT-01-CTLCardinality-01
lola: result : true
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 19 SmartHome-PT-01-CTLCardinality-06
lola: time limit : 3598 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for SmartHome-PT-01-CTLCardinality-06
lola: result : true
lola: markings : 27
lola: fired transitions : 160
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-01-CTLCardinality-01: EFEG true state space /EFEG
SmartHome-PT-01-CTLCardinality-02: CONJ false CTL model checker
SmartHome-PT-01-CTLCardinality-03: CTL true CTL model checker
SmartHome-PT-01-CTLCardinality-04: CTL false CTL model checker
SmartHome-PT-01-CTLCardinality-05: EFEG false state space /EFEG
SmartHome-PT-01-CTLCardinality-06: CTL true CTL model checker
SmartHome-PT-01-CTLCardinality-07: CTL true CTL model checker
SmartHome-PT-01-CTLCardinality-08: CTL false CTL model checker
SmartHome-PT-01-CTLCardinality-11: CTL true CTL model checker
SmartHome-PT-01-CTLCardinality-13: CTL false CTL model checker
SmartHome-PT-01-CTLCardinality-15: CTL false CTL model checker


Time elapsed: 2 secs. Pages in use: 1

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmartHome-PT-01"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is SmartHome-PT-01, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r455-smll-167912647000153"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SmartHome-PT-01.tgz
mv SmartHome-PT-01 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;