Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r455-smll-167912646800050.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is SmallOperatingSystem-PT-MT0128DC0064, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r455-smll-167912646800050
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 472K
-rw-r--r-- 1 mcc users 8.0K Feb 25 12:50 CTLCardinality.txt
-rw-r--r-- 1 mcc users 72K Feb 25 12:50 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.8K Feb 25 12:49 CTLFireability.txt
-rw-r--r-- 1 mcc users 59K Feb 25 12:49 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.5K Feb 25 17:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 17:07 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Feb 25 17:07 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 17:07 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 25 12:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 109K Feb 25 12:51 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 12:51 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 74K Feb 25 12:51 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 17:07 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Feb 25 17:07 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 13 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 8.2K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-14
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679183703269

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SmallOperatingSystem-PT-MT0128DC0064
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-18 23:55:07] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-18 23:55:07] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-18 23:55:07] [INFO ] Load time of PNML (sax parser for PT used): 43 ms
[2023-03-18 23:55:07] [INFO ] Transformed 9 places.
[2023-03-18 23:55:07] [INFO ] Transformed 8 transitions.
[2023-03-18 23:55:07] [INFO ] Parsed PT model containing 9 places and 8 transitions and 27 arcs in 203 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 27 ms.
Initial state reduction rules removed 1 formulas.
FORMULA SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 9 out of 9 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 22 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
// Phase 1: matrix 8 rows 9 cols
[2023-03-18 23:55:07] [INFO ] Computed 4 place invariants in 4 ms
[2023-03-18 23:55:07] [INFO ] Implicit Places using invariants in 234 ms returned []
[2023-03-18 23:55:07] [INFO ] Invariant cache hit.
[2023-03-18 23:55:07] [INFO ] Implicit Places using invariants and state equation in 60 ms returned []
Implicit Place search using SMT with State Equation took 355 ms to find 0 implicit places.
[2023-03-18 23:55:07] [INFO ] Invariant cache hit.
[2023-03-18 23:55:07] [INFO ] Dead Transitions using invariants and state equation in 48 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 427 ms. Remains : 9/9 places, 8/8 transitions.
Support contains 9 out of 9 places after structural reductions.
[2023-03-18 23:55:08] [INFO ] Flatten gal took : 29 ms
[2023-03-18 23:55:08] [INFO ] Flatten gal took : 9 ms
[2023-03-18 23:55:08] [INFO ] Input system was already deterministic with 8 transitions.
Incomplete random walk after 10057 steps, including 2 resets, run finished after 69 ms. (steps per millisecond=145 ) properties (out of 25) seen :23
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 222 ms. (steps per millisecond=45 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 139 ms. (steps per millisecond=71 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
[2023-03-18 23:55:08] [INFO ] Invariant cache hit.
[2023-03-18 23:55:08] [INFO ] After 47ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0
Fused 2 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 2 atomic propositions for a total of 15 simplifications.
[2023-03-18 23:55:08] [INFO ] Flatten gal took : 5 ms
[2023-03-18 23:55:08] [INFO ] Flatten gal took : 5 ms
[2023-03-18 23:55:08] [INFO ] Input system was already deterministic with 8 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 8 transition count 7
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 8 transition count 7
Applied a total of 2 rules in 4 ms. Remains 8 /9 variables (removed 1) and now considering 7/8 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 8/9 places, 7/8 transitions.
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:55:09] [INFO ] Input system was already deterministic with 7 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 1 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 9/9 places, 8/8 transitions.
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:55:09] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Ensure Unique test removed 1 places
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 6 transition count 7
Applied a total of 3 rules in 12 ms. Remains 6 /9 variables (removed 3) and now considering 7/8 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12 ms. Remains : 6/9 places, 7/8 transitions.
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 3 ms
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:55:09] [INFO ] Input system was already deterministic with 7 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 8 transition count 7
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 8 transition count 7
Applied a total of 2 rules in 3 ms. Remains 8 /9 variables (removed 1) and now considering 7/8 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4 ms. Remains : 8/9 places, 7/8 transitions.
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:55:09] [INFO ] Input system was already deterministic with 7 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 8 transition count 7
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 8 transition count 7
Applied a total of 2 rules in 2 ms. Remains 8 /9 variables (removed 1) and now considering 7/8 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 8/9 places, 7/8 transitions.
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 1 ms
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:55:09] [INFO ] Input system was already deterministic with 7 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 0 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 9/9 places, 8/8 transitions.
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 1 ms
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:55:09] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 1 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 9/9 places, 8/8 transitions.
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:55:09] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 8 transition count 8
Applied a total of 1 rules in 1 ms. Remains 8 /9 variables (removed 1) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 8/9 places, 8/8 transitions.
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 1 ms
[2023-03-18 23:55:09] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 8 transition count 7
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 8 transition count 7
Applied a total of 2 rules in 1 ms. Remains 8 /9 variables (removed 1) and now considering 7/8 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 8/9 places, 7/8 transitions.
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:55:09] [INFO ] Input system was already deterministic with 7 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 1 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 9/9 places, 8/8 transitions.
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:55:09] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 1 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 9/9 places, 8/8 transitions.
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 1 ms
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:55:09] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 1 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 9/9 places, 8/8 transitions.
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 1 ms
[2023-03-18 23:55:09] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 8 transition count 7
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 8 transition count 7
Applied a total of 2 rules in 3 ms. Remains 8 /9 variables (removed 1) and now considering 7/8 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 8/9 places, 7/8 transitions.
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:55:09] [INFO ] Input system was already deterministic with 7 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 1 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 9/9 places, 8/8 transitions.
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 1 ms
[2023-03-18 23:55:09] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 8 transition count 8
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 2 place count 7 transition count 7
Iterating global reduction 1 with 1 rules applied. Total rules applied 3 place count 7 transition count 7
Applied a total of 3 rules in 2 ms. Remains 7 /9 variables (removed 2) and now considering 7/8 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 7/9 places, 7/8 transitions.
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 1 ms
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 1 ms
[2023-03-18 23:55:09] [INFO ] Input system was already deterministic with 7 transitions.
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 3 ms
[2023-03-18 23:55:09] [INFO ] Flatten gal took : 3 ms
[2023-03-18 23:55:09] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 5 ms.
[2023-03-18 23:55:09] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 9 places, 8 transitions and 27 arcs took 1 ms.
Total runtime 2170 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT SmallOperatingSystem-PT-MT0128DC0064
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability

FORMULA SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679183846011

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 1 (type EXCL) for 0 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00
lola: time limit : 120 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00
lola: result : true
lola: markings : 128
lola: fired transitions : 128
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 53 (type EXCL) for 52 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 61 (type FNDP) for 3 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type EQUN) for 3 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SRCH) for 3 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 64 (type SRCH) for SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 61 (type FNDP) for SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: CANCELED task # 62 (type EQUN) for SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
sara: try reading problem file /home/mcc/execution/375/CTLFireability-62.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 62 (type EQUN) for SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ 0 2 0 0 6 0 0 1
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 5/211 6/32 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12 1397106 m, 279421 m/sec, 9275393 t fired, .

Time elapsed: 5 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ 0 2 0 0 6 0 0 1
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 10/211 11/32 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12 2719627 m, 264504 m/sec, 18337410 t fired, .

Time elapsed: 10 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ 0 2 0 0 6 0 0 1
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 15/211 16/32 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12 3971184 m, 250311 m/sec, 26946064 t fired, .

Time elapsed: 15 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ 0 2 0 0 6 0 0 1
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 20/211 21/32 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12 5211153 m, 247993 m/sec, 35479322 t fired, .

Time elapsed: 20 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ 0 2 0 0 6 0 0 1
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 25/211 26/32 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12 6425495 m, 242868 m/sec, 43836258 t fired, .

Time elapsed: 25 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ 0 2 0 0 6 0 0 1
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 30/211 31/32 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12 7620553 m, 239011 m/sec, 52073307 t fired, .

Time elapsed: 30 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 53 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ 0 2 0 0 6 0 0 1
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 59 (type EXCL) for 58 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15
lola: time limit : 222 sec
lola: memory limit: 32 pages
lola: FINISHED task # 59 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 56 (type EXCL) for 55 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13
lola: time limit : 237 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13
lola: result : false
lola: markings : 5
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 49 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11
lola: time limit : 254 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11
lola: result : true
lola: markings : 2
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10
lola: time limit : 274 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ 0 2 0 0 6 0 0 1
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 5/274 5/32 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10 1109892 m, 221978 m/sec, 7869646 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ 0 2 0 0 6 0 0 1
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 10/274 10/32 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10 2241206 m, 226262 m/sec, 15881602 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ 0 2 0 0 6 0 0 1
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 15/274 14/32 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10 3351766 m, 222112 m/sec, 23654852 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ 0 2 0 0 6 0 0 1
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 20/274 18/32 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10 4439356 m, 217518 m/sec, 31375438 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ 0 2 0 0 6 0 0 1
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 25/274 23/32 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10 5529814 m, 218091 m/sec, 39026155 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ 0 2 0 0 6 0 0 1
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 30/274 27/32 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10 6604790 m, 214995 m/sec, 46510413 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ 0 2 0 0 6 0 0 1
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 35/274 31/32 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10 7643720 m, 207786 m/sec, 53843954 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 47 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ 0 2 0 0 6 0 0 1
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 44 (type EXCL) for 43 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09
lola: time limit : 293 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09
lola: result : false
lola: markings : 3
lola: fired transitions : 9
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08
lola: time limit : 320 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08
lola: result : false
lola: markings : 3
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 29 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07
lola: time limit : 352 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 26 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06
lola: time limit : 391 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06
lola: result : true
lola: markings : 129
lola: fired transitions : 130
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 23 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05
lola: time limit : 440 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05
lola: result : false
lola: markings : 715393
lola: fired transitions : 3202441
lola: time used : 2.000000
lola: memory pages used : 3
lola: LAUNCH task # 6 (type EXCL) for 3 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01
lola: time limit : 503 sec
lola: memory limit: 32 pages
lola: FINISHED task # 6 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 29 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07
lola: time limit : 587 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07
lola: result : true
lola: markings : 4
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 29 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07
lola: time limit : 704 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 15 (type EXCL) for 14 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02
lola: time limit : 880 sec
lola: memory limit: 32 pages
lola: FINISHED task # 15 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02
lola: result : false
lola: markings : 129
lola: fired transitions : 130
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 12 (type EXCL) for 3 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01
lola: time limit : 1174 sec
lola: memory limit: 32 pages
lola: FINISHED task # 12 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01
lola: result : false
lola: markings : 129
lola: fired transitions : 134
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 17 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03
lola: time limit : 1761 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ true CONJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 3/1761 5/32 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03 1103716 m, 220743 m/sec, 5951590 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ true CONJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 8/1761 11/32 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03 2638088 m, 306874 m/sec, 14924502 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ true CONJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 13/1761 17/32 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03 4072887 m, 286959 m/sec, 23361274 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ true CONJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 18/1761 23/32 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03 5481156 m, 281653 m/sec, 31657021 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ true CONJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 23/1761 28/32 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03 6865142 m, 276797 m/sec, 39798186 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 18 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ true CONJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 21 (type EXCL) for 20 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04
lola: time limit : 3495 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ true CONJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 5/3495 7/32 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04 1592532 m, 318506 m/sec, 8964630 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ true CONJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 10/3495 13/32 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04 3070304 m, 295554 m/sec, 17634825 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ true CONJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 15/3495 18/32 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04 4478679 m, 281675 m/sec, 25914273 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ true CONJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 20/3495 24/32 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04 5856827 m, 275629 m/sec, 34033070 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ true CONJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 25/3495 29/32 SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04 7211127 m, 270860 m/sec, 42009309 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 21 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ true CONJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: Portfolio finished: no open tasks 15

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-00: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-01: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-02: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-03: CTL unknown AGGR
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-04: CTL unknown AGGR
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-05: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-06: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-07: CONJ true CONJ
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-09: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-10: CTL unknown AGGR
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-12: CTL unknown AGGR
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0064-CTLFireability-15: CTL true CTL model checker


Time elapsed: 135 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmallOperatingSystem-PT-MT0128DC0064"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is SmallOperatingSystem-PT-MT0128DC0064, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r455-smll-167912646800050"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SmallOperatingSystem-PT-MT0128DC0064.tgz
mv SmallOperatingSystem-PT-MT0128DC0064 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;