Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r454-smll-167912646000123.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is SmallOperatingSystem-PT-MT4096DC1024, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r454-smll-167912646000123
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 472K
-rw-r--r-- 1 mcc users 8.8K Feb 25 12:51 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Feb 25 12:51 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.6K Feb 25 12:50 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 25 12:50 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.7K Feb 25 17:08 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 17:08 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Feb 25 17:08 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 17:08 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.5K Feb 25 12:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 74K Feb 25 12:51 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 25 12:51 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 97K Feb 25 12:51 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 17:08 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Feb 25 17:08 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 13 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 8.1K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-00
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-01
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-02
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-03
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-04
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-05
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-06
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-07
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-08
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-09
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-10
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-11
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-12
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-13
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-14
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1679210499716

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SmallOperatingSystem-PT-MT4096DC1024
Not applying reductions.
Model is PT
LTLCardinality PT
starting LoLA
BK_INPUT SmallOperatingSystem-PT-MT4096DC1024
BK_EXAMINATION: LTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
LTLCardinality

FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679210530018

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:427
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:524
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:409
lola: rewrite Frontend/Parser/formula_rewrite.k:427
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 1 (type EXCL) for 0 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-00
lola: time limit : 225 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 5/225 22/32 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-00 3063409 m, 612681 m/sec, 6119619 t fired, .

Time elapsed: 5 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 10 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-15
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-15
lola: result : false
lola: markings : 12284
lola: fired transitions : 12284
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-14
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-14
lola: result : false
lola: markings : 11268
lola: fired transitions : 11268
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-13
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-13
lola: result : false
lola: markings : 8194
lola: fired transitions : 8194
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-12
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-12
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-11
lola: time limit : 326 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-11
lola: result : false
lola: markings : 8194
lola: fired transitions : 8194
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-10
lola: time limit : 359 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-11: LTL false LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-12: LTL true LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-13: LTL false LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-14: LTL false LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 5/359 22/32 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-10 3164510 m, 632902 m/sec, 6314681 t fired, .

Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 31 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-11: LTL false LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-12: LTL true LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-13: LTL false LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-14: LTL false LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL) for 27 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-09
lola: time limit : 397 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-09
lola: result : false
lola: markings : 8194
lola: fired transitions : 8194
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-08
lola: time limit : 447 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-09: LTL false LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-11: LTL false LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-12: LTL true LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-13: LTL false LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-14: LTL false LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 LTL EXCL 5/447 23/32 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-08 3216426 m, 643285 m/sec, 6418530 t fired, .

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-09: LTL false LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-11: LTL false LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-12: LTL true LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-13: LTL false LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-14: LTL false LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-05
lola: time limit : 510 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-05
lola: result : false
lola: markings : 8194
lola: fired transitions : 8194
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-02
lola: time limit : 595 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-02
lola: result : false
lola: markings : 8
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-01
lola: time limit : 714 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-01
lola: result : false
lola: markings : 8188
lola: fired transitions : 8188
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-03
lola: time limit : 892 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-03
lola: result : false
lola: markings : 44024
lola: fired transitions : 52215
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-04
lola: time limit : 1190 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-04
lola: result : false
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-07
lola: time limit : 1785 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-07
lola: result : false
lola: markings : 8194
lola: fired transitions : 8194
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-06
lola: time limit : 3570 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-06
lola: result : false
lola: markings : 8
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-00: LTL unknown AGGR
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-01: LTL false LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-02: LTL false LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-03: LTL false LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-04: LTL false LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-05: LTL false LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-06: LTL false LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-07: LTL false LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-08: LTL unknown AGGR
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-09: LTL false LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-10: LTL unknown AGGR
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-11: LTL false LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-12: LTL true LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-13: LTL false LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-14: LTL false LTL model checker
SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-15: LTL false LTL model checker


Time elapsed: 30 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmallOperatingSystem-PT-MT4096DC1024"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is SmallOperatingSystem-PT-MT4096DC1024, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r454-smll-167912646000123"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SmallOperatingSystem-PT-MT4096DC1024.tgz
mv SmallOperatingSystem-PT-MT4096DC1024 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;