About the Execution of LoLA for SmallOperatingSystem-PT-MT2048DC0512
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
7713.315 | 230618.00 | 214313.00 | 916.10 | ??T??F??F??TFTFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r454-smll-167912646000106.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is SmallOperatingSystem-PT-MT2048DC0512, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r454-smll-167912646000106
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 424K
-rw-r--r-- 1 mcc users 9.0K Feb 25 12:44 CTLCardinality.txt
-rw-r--r-- 1 mcc users 82K Feb 25 12:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K Feb 25 12:44 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 25 12:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.7K Feb 25 17:08 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 17:08 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Feb 25 17:08 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 17:08 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.0K Feb 25 12:45 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 56K Feb 25 12:45 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 12:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 78K Feb 25 12:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 17:08 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Feb 25 17:08 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 13 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 8.1K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679203030841
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SmallOperatingSystem-PT-MT2048DC0512
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT SmallOperatingSystem-PT-MT2048DC0512
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679203261459
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: LAUNCH task # 13 (type EXCL) for 12 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04
lola: time limit : 105 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/171 8/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04 1708803 m, 341760 m/sec, 4817892 t fired, .
Time elapsed: 5 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/171 13/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04 2904878 m, 239215 m/sec, 11217066 t fired, .
Time elapsed: 10 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/171 20/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04 4583465 m, 335717 m/sec, 17925338 t fired, .
Time elapsed: 15 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/171 27/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04 6240255 m, 331358 m/sec, 24546411 t fired, .
Time elapsed: 20 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 66 (type EXCL) for 65 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15
lola: time limit : 178 sec
lola: memory limit: 32 pages
lola: FINISHED task # 66 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 63 (type EXCL) for 62 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14
lola: time limit : 188 sec
lola: memory limit: 32 pages
lola: FINISHED task # 63 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14
lola: result : false
lola: markings : 514
lola: fired transitions : 513
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 60 (type EXCL) for 59 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13
lola: time limit : 198 sec
lola: memory limit: 32 pages
lola: FINISHED task # 60 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13
lola: result : true
lola: markings : 4098
lola: fired transitions : 8196
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 57 (type EXCL) for 52 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12
lola: time limit : 210 sec
lola: memory limit: 32 pages
lola: FINISHED task # 57 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12
lola: result : true
lola: markings : 1024
lola: fired transitions : 1023
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 52 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 49 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11
lola: result : true
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10
lola: time limit : 255 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 5/255 12/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10 2671698 m, 534339 m/sec, 8010165 t fired, .
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 10/255 22/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10 5143419 m, 494344 m/sec, 15422329 t fired, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 15/255 32/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10 7604513 m, 492218 m/sec, 22802605 t fired, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 47 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 44 (type EXCL) for 43 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09
lola: time limit : 273 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 5/273 10/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09 2339450 m, 467890 m/sec, 4669151 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 10/273 15/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09 3528884 m, 237886 m/sec, 7041623 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 15/273 18/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09 4179420 m, 130107 m/sec, 8339533 t fired, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 20/273 19/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09 4655434 m, 95202 m/sec, 9291876 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 25/273 21/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09 5006188 m, 70150 m/sec, 11379902 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 30/273 22/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09 5321864 m, 63135 m/sec, 13587355 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 35/273 23/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09 5608367 m, 57300 m/sec, 15589821 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 40/273 24/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09 5850609 m, 48448 m/sec, 17283768 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 45/273 25/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09 6094212 m, 48720 m/sec, 18987229 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 50/273 26/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09 6403931 m, 61943 m/sec, 20831975 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 55/273 29/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09 6985139 m, 116241 m/sec, 23156046 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 60/273 31/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09 7401301 m, 83232 m/sec, 24816065 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 65/273 32/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09 7780194 m, 75778 m/sec, 26331134 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 44 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 39 (type EXCL) for 32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08
lola: time limit : 290 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08
lola: time limit : 316 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07
lola: time limit : 348 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 5 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 5/348 13/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07 2941065 m, 588213 m/sec, 5869186 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 5 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 10/348 25/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07 5806053 m, 572997 m/sec, 11586699 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 30 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 5 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 18 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06
lola: time limit : 385 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06
lola: result : true
lola: markings : 790015
lola: fired transitions : 1576444
lola: time used : 2.000000
lola: memory pages used : 4
lola: LAUNCH task # 7 (type EXCL) for 6 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02
lola: time limit : 495 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 5 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 3/495 9/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02 1914888 m, 382977 m/sec, 5734133 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 7 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02
lola: result : true
lola: markings : 3154441
lola: fired transitions : 9449998
lola: time used : 7.000000
lola: memory pages used : 13
lola: LAUNCH task # 4 (type EXCL) for 3 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01
lola: time limit : 576 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 5 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 1/576 4/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01 792815 m, 158563 m/sec, 3164224 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 5 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 6/576 7/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01 1632210 m, 167879 m/sec, 7299845 t fired, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 5 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 11/576 13/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01 3069419 m, 287441 m/sec, 13741237 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 5 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 16/576 19/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01 4517125 m, 289541 m/sec, 20179944 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 5 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 21/576 25/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01 5950065 m, 286588 m/sec, 26546391 t fired, .
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 5 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 27/576 31/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01 7373132 m, 284613 m/sec, 32865049 t fired, .
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 5 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00
lola: time limit : 685 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 5 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/685 12/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00 2624181 m, 524836 m/sec, 5235209 t fired, .
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 5 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/685 15/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00 3442687 m, 163701 m/sec, 8804564 t fired, .
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 5 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/685 17/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00 3950127 m, 101488 m/sec, 11828419 t fired, .
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 5 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/685 23/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00 5258708 m, 261716 m/sec, 17589917 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 5 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/685 28/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00 6560006 m, 260259 m/sec, 23305203 t fired, .
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 5 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 68 (type EXCL) for 9 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03
lola: time limit : 849 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 5 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 AGEF EXCL 5/849 21/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03 5551712 m, 1110342 m/sec, 7656561 t fired, .
Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 68 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 5 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08
lola: time limit : 1129 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08
lola: result : false
lola: markings : 513
lola: fired transitions : 512
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 69 (type EXCL) for 15 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05
lola: time limit : 1694 sec
lola: memory limit: 32 pages
lola: FINISHED task # 69 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05
lola: result : false
lola: markings : 1538
lola: fired transitions : 1538
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 18 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06
lola: time limit : 3389 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL false LTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ false state space / EG
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 0 1 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 5/3389 8/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06 1877221 m, 375444 m/sec, 8287994 t fired, .
Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL false LTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ false state space / EG
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 0 1 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 10/3389 18/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06 4159341 m, 456424 m/sec, 17416129 t fired, .
Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL false LTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ false state space / EG
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 0 1 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 15/3389 26/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06 6096915 m, 387514 m/sec, 25168126 t fired, .
Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 27 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL false LTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ false state space / EG
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 0 0 0 4 0 1 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL unknown AGGR
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL unknown AGGR
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG unknown AGGR
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL unknown AGGR
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL false LTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ unknown CONJ
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL unknown AGGR
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ false state space / EG
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL unknown AGGR
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL unknown AGGR
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
Time elapsed: 231 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmallOperatingSystem-PT-MT2048DC0512"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is SmallOperatingSystem-PT-MT2048DC0512, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r454-smll-167912646000106"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SmallOperatingSystem-PT-MT2048DC0512.tgz
mv SmallOperatingSystem-PT-MT2048DC0512 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;