About the Execution of LoLA for SmallOperatingSystem-PT-MT0512DC0128
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3083.323 | 115329.00 | 103015.00 | 656.10 | ?TF?FFF?FFTT?FFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r454-smll-167912645900074.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is SmallOperatingSystem-PT-MT0512DC0128, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r454-smll-167912645900074
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 640K
-rw-r--r-- 1 mcc users 9.1K Feb 25 12:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 82K Feb 25 12:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.2K Feb 25 12:42 CTLFireability.txt
-rw-r--r-- 1 mcc users 59K Feb 25 12:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.5K Feb 25 17:08 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 17:08 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Feb 25 17:08 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 17:08 LTLFireability.xml
-rw-r--r-- 1 mcc users 23K Feb 25 12:43 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 213K Feb 25 12:43 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Feb 25 12:43 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 110K Feb 25 12:43 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 17:08 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Feb 25 17:08 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 13 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 8.2K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679187927380
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SmallOperatingSystem-PT-MT0512DC0128
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT SmallOperatingSystem-PT-MT0512DC0128
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679188042709
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 6 (type EXCL) for 3 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01
lola: time limit : 102 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 6 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01
lola: result : true
lola: markings : 130
lola: fired transitions : 259
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 39 (type EXCL) for 26 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02
lola: time limit : 112 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 39 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02
lola: result : false
lola: markings : 1278
lola: fired transitions : 1283
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 51 (type EXCL) for 50 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06
lola: time limit : 124 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06
lola: result : false
lola: markings : 257
lola: fired transitions : 512
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 3 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01
lola: time limit : 138 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 60 (type EXCL) for 59 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09
lola: time limit : 150 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 60 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09
lola: result : false
lola: markings : 129
lola: fired transitions : 128
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 69 (type EXCL) for 68 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12
lola: time limit : 156 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:664
lola: rewrite Frontend/Parser/formula_rewrite.k:674
lola: rewrite Frontend/Parser/formula_rewrite.k:674
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 84 (type FNDP) for 26 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 86 (type EQUN) for 26 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: LAUNCH task # 92 (type SRCH) for 26 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 92 (type SRCH) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02
lola: result : unknown
lola: markings : 6
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 87 (type FNDP) for 26 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 87 (type FNDP) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 84 (type FNDP) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02 (obsolete)
lola: CANCELED task # 86 (type EQUN) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02 (obsolete)
lola: LAUNCH task # 94 (type FNDP) for 3 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 96 (type EQUN) for 3 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 98 (type SRCH) for 3 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 86 (type EQUN) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02
lola: result : unknown
lola: FINISHED task # 84 (type FNDP) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02
lola: result : true
lola: fired transitions : 2
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 94 (type FNDP) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: CANCELED task # 96 (type EQUN) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01 (obsolete)
lola: CANCELED task # 98 (type SRCH) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 96 (type EQUN) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02: DISJ false DISJ
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01: CONJ 0 1 0 0 10 0 0 4
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05: AGAF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 5/276 11/32 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12 2567661 m, 513532 m/sec, 5191424 t fired, .
Time elapsed: 5 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02: DISJ false DISJ
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01: CONJ 0 1 0 0 10 0 0 4
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05: AGAF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 10/276 22/32 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12 5471449 m, 580757 m/sec, 10928060 t fired, .
Time elapsed: 10 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 69 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02: DISJ false DISJ
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01: CONJ 0 1 0 0 10 0 0 4
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05: AGAF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 75 (type EXCL) for 74 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14
lola: time limit : 298 sec
lola: memory limit: 32 pages
lola: FINISHED task # 75 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14
lola: result : false
lola: markings : 255
lola: fired transitions : 509
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 72 (type EXCL) for 71 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13
lola: time limit : 325 sec
lola: memory limit: 32 pages
lola: FINISHED task # 72 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13
lola: result : false
lola: markings : 1026
lola: fired transitions : 1030
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 57 (type EXCL) for 56 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08
lola: time limit : 358 sec
lola: memory limit: 32 pages
lola: FINISHED task # 57 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08
lola: result : false
lola: markings : 257
lola: fired transitions : 516
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 53 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07
lola: time limit : 398 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02: DISJ false DISJ
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09: EG false state space / EG
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01: CONJ 0 1 0 0 10 0 0 4
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05: AGAF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 5/398 6/32 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07 1334024 m, 266804 m/sec, 4962046 t fired, .
Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02: DISJ false DISJ
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09: EG false state space / EG
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01: CONJ 0 1 0 0 10 0 0 4
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05: AGAF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 10/398 11/32 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07 2631696 m, 259534 m/sec, 9836208 t fired, .
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02: DISJ false DISJ
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09: EG false state space / EG
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01: CONJ 0 1 0 0 10 0 0 4
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05: AGAF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 15/398 16/32 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07 3872713 m, 248203 m/sec, 14499472 t fired, .
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02: DISJ false DISJ
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09: EG false state space / EG
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01: CONJ 0 1 0 0 10 0 0 4
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05: AGAF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 20/398 21/32 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07 5102568 m, 245971 m/sec, 19121748 t fired, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02: DISJ false DISJ
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09: EG false state space / EG
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01: CONJ 0 1 0 0 10 0 0 4
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05: AGAF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 25/398 26/32 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07 6355627 m, 250611 m/sec, 23828759 t fired, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02: DISJ false DISJ
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09: EG false state space / EG
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01: CONJ 0 1 0 0 10 0 0 4
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05: AGAF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 30/398 31/32 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07 7606355 m, 250145 m/sec, 28529412 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 54 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02: DISJ false DISJ
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09: EG false state space / EG
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01: CONJ 0 1 0 0 10 0 0 4
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05: AGAF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 44 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04
lola: time limit : 443 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04
lola: result : false
lola: markings : 57923
lola: fired transitions : 63299
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03
lola: time limit : 507 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02: DISJ false DISJ
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09: EG false state space / EG
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01: CONJ 0 1 0 0 10 0 0 4
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05: AGAF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/507 5/32 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03 1093886 m, 218777 m/sec, 7224164 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02: DISJ false DISJ
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09: EG false state space / EG
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01: CONJ 0 1 0 0 10 0 0 4
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05: AGAF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/507 10/32 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03 2213015 m, 223825 m/sec, 15274362 t fired, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02: DISJ false DISJ
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09: EG false state space / EG
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01: CONJ 0 1 0 0 10 0 0 4
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05: AGAF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 15/507 14/32 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03 3281459 m, 213688 m/sec, 22964602 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02: DISJ false DISJ
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09: EG false state space / EG
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01: CONJ 0 1 0 0 10 0 0 4
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05: AGAF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 20/507 19/32 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03 4323044 m, 208317 m/sec, 30593299 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02: DISJ false DISJ
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09: EG false state space / EG
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01: CONJ 0 1 0 0 10 0 0 4
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05: AGAF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 25/507 23/32 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03 5407677 m, 216926 m/sec, 38142909 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02: DISJ false DISJ
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09: EG false state space / EG
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01: CONJ 0 1 0 0 10 0 0 4
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05: AGAF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 30/507 28/32 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03 6450043 m, 208473 m/sec, 45668903 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02: DISJ false DISJ
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09: EG false state space / EG
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01: CONJ 0 1 0 0 10 0 0 4
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05: AGAF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 35/507 32/32 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03 7454613 m, 200914 m/sec, 53189112 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 42 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02: DISJ false DISJ
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09: EG false state space / EG
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01: CONJ 0 1 0 0 10 0 0 4
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05: AGAF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00
lola: time limit : 585 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02: DISJ false DISJ
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09: EG false state space / EG
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01: CONJ 0 1 0 0 10 0 0 4
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05: AGAF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/585 9/32 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00 1994911 m, 398982 m/sec, 5951137 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02: DISJ false DISJ
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09: EG false state space / EG
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01: CONJ 0 1 0 0 10 0 0 4
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05: AGAF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/585 17/32 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00 3949407 m, 390899 m/sec, 11775748 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02: DISJ false DISJ
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09: EG false state space / EG
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01: CONJ 0 1 0 0 10 0 0 4
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05: AGAF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/585 25/32 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00 5782733 m, 366665 m/sec, 17221596 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02: DISJ false DISJ
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09: EG false state space / EG
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01: CONJ 0 1 0 0 10 0 0 4
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05: AGAF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/585 32/32 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00 7495013 m, 342456 m/sec, 22111812 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02: DISJ false DISJ
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09: EG false state space / EG
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01: CONJ 0 1 0 0 10 0 0 4
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05: AGAF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 82 (type EXCL) for 3 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01
lola: time limit : 697 sec
lola: memory limit: 32 pages
lola: FINISHED task # 82 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01
lola: result : false
lola: markings : 387
lola: fired transitions : 387
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 95 (type EXCL) for 47 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05
lola: time limit : 871 sec
lola: memory limit: 32 pages
lola: FINISHED task # 95 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05
lola: result : true
lola: markings : 132
lola: fired transitions : 133
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 78 (type EXCL) for 77 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15
lola: time limit : 1161 sec
lola: memory limit: 32 pages
lola: FINISHED task # 78 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 63 (type EXCL) for 62 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10
lola: time limit : 1742 sec
lola: memory limit: 32 pages
lola: FINISHED task # 63 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10
lola: result : true
lola: markings : 1153
lola: fired transitions : 2309
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 66 (type EXCL) for 65 SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11
lola: time limit : 3485 sec
lola: memory limit: 32 pages
lola: FINISHED task # 66 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11
lola: result : true
lola: markings : 1026
lola: fired transitions : 1411
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-00: CTL unknown AGGR
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-01: CONJ true CONJ
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-02: DISJ false DISJ
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-03: CTL unknown AGGR
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-04: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-05: AGAF false state space /EFEG
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-07: CTL unknown AGGR
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-09: EG false state space / EG
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-10: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-12: CTL unknown AGGR
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0128-CTLFireability-15: EG false state space / EG
Time elapsed: 115 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmallOperatingSystem-PT-MT0512DC0128"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is SmallOperatingSystem-PT-MT0512DC0128, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r454-smll-167912645900074"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SmallOperatingSystem-PT-MT0512DC0128.tgz
mv SmallOperatingSystem-PT-MT0512DC0128 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;