Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r423-tajo-167905976700442.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is SieveSingleMsgMbox-PT-d1m96, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r423-tajo-167905976700442
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 896K
-rw-r--r-- 1 mcc users 7.5K Feb 26 10:26 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Feb 26 10:26 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.0K Feb 26 10:25 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K Feb 26 10:25 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 17:06 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 17:06 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 17:06 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 17:06 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 10:27 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 125K Feb 26 10:27 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.6K Feb 26 10:27 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 73K Feb 26 10:27 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 17:06 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:06 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 450K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-00
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-01
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-02
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-03
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-04
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-05
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-06
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-07
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-08
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-09
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-10
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-11
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-12
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-13
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-14
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679247504690

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SieveSingleMsgMbox-PT-d1m96
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 17:38:26] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 17:38:26] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 17:38:26] [INFO ] Load time of PNML (sax parser for PT used): 140 ms
[2023-03-19 17:38:26] [INFO ] Transformed 1295 places.
[2023-03-19 17:38:26] [INFO ] Transformed 749 transitions.
[2023-03-19 17:38:26] [INFO ] Parsed PT model containing 1295 places and 749 transitions and 2996 arcs in 266 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Deduced a syphon composed of 1036 places in 14 ms
Reduce places removed 1036 places and 0 transitions.
Support contains 52 out of 259 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 259/259 places, 749/749 transitions.
Reduce places removed 17 places and 0 transitions.
Ensure Unique test removed 240 transitions
Reduce isomorphic transitions removed 240 transitions.
Iterating post reduction 0 with 257 rules applied. Total rules applied 257 place count 242 transition count 509
Discarding 31 places :
Symmetric choice reduction at 1 with 31 rule applications. Total rules 288 place count 211 transition count 457
Iterating global reduction 1 with 31 rules applied. Total rules applied 319 place count 211 transition count 457
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 322 place count 211 transition count 454
Discarding 17 places :
Symmetric choice reduction at 2 with 17 rule applications. Total rules 339 place count 194 transition count 437
Iterating global reduction 2 with 17 rules applied. Total rules applied 356 place count 194 transition count 437
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 2 with 10 rules applied. Total rules applied 366 place count 194 transition count 427
Discarding 9 places :
Symmetric choice reduction at 3 with 9 rule applications. Total rules 375 place count 185 transition count 416
Iterating global reduction 3 with 9 rules applied. Total rules applied 384 place count 185 transition count 416
Ensure Unique test removed 36 transitions
Reduce isomorphic transitions removed 36 transitions.
Iterating post reduction 3 with 36 rules applied. Total rules applied 420 place count 185 transition count 380
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 421 place count 184 transition count 379
Iterating global reduction 4 with 1 rules applied. Total rules applied 422 place count 184 transition count 379
Applied a total of 422 rules in 106 ms. Remains 184 /259 variables (removed 75) and now considering 379/749 (removed 370) transitions.
// Phase 1: matrix 379 rows 184 cols
[2023-03-19 17:38:27] [INFO ] Computed 5 place invariants in 25 ms
[2023-03-19 17:38:27] [INFO ] Implicit Places using invariants in 252 ms returned []
[2023-03-19 17:38:27] [INFO ] Invariant cache hit.
[2023-03-19 17:38:27] [INFO ] State equation strengthened by 254 read => feed constraints.
[2023-03-19 17:38:27] [INFO ] Implicit Places using invariants and state equation in 602 ms returned []
Implicit Place search using SMT with State Equation took 892 ms to find 0 implicit places.
[2023-03-19 17:38:28] [INFO ] Invariant cache hit.
[2023-03-19 17:38:28] [INFO ] Dead Transitions using invariants and state equation in 213 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 184/259 places, 379/749 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1214 ms. Remains : 184/259 places, 379/749 transitions.
Support contains 52 out of 184 places after structural reductions.
[2023-03-19 17:38:28] [INFO ] Flatten gal took : 105 ms
[2023-03-19 17:38:28] [INFO ] Flatten gal took : 33 ms
[2023-03-19 17:38:28] [INFO ] Input system was already deterministic with 379 transitions.
Incomplete random walk after 10000 steps, including 2196 resets, run finished after 621 ms. (steps per millisecond=16 ) properties (out of 51) seen :1
Incomplete Best-First random walk after 1001 steps, including 49 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1000 steps, including 38 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 45 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 50) seen :1
Incomplete Best-First random walk after 1000 steps, including 45 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1000 steps, including 42 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1000 steps, including 56 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 40 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 61 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 52 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 39 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 52 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 43 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 46 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 109 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1000 steps, including 46 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 41 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 54 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1000 steps, including 57 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1000 steps, including 50 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 46 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1000 steps, including 48 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 56 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 48 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1000 steps, including 61 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 92 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1000 steps, including 51 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 58 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 53 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 43 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1000 steps, including 107 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1000 steps, including 33 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 44 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1000 steps, including 45 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1000 steps, including 50 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1000 steps, including 43 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 102 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 41 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 51 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 52 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 54 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1000 steps, including 110 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 43 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1000 steps, including 115 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 46 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 42 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 49) seen :0
Interrupted probabilistic random walk after 272342 steps, run timeout after 3001 ms. (steps per millisecond=90 ) properties seen :{3=1, 6=1, 7=1, 8=1, 10=1, 12=1, 14=1, 15=1, 16=1, 18=1, 19=1, 24=1, 25=1, 27=1, 29=1, 30=1, 34=1, 35=1, 39=1, 41=1, 43=1, 46=1, 48=1}
Probabilistic random walk after 272342 steps, saw 127195 distinct states, run finished after 3003 ms. (steps per millisecond=90 ) properties seen :23
Running SMT prover for 26 properties.
[2023-03-19 17:38:32] [INFO ] Invariant cache hit.
[2023-03-19 17:38:33] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:38:33] [INFO ] [Real]Absence check using 2 positive and 3 generalized place invariants in 3 ms returned sat
[2023-03-19 17:38:33] [INFO ] After 859ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:26
[2023-03-19 17:38:34] [INFO ] [Nat]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-19 17:38:34] [INFO ] [Nat]Absence check using 2 positive and 3 generalized place invariants in 3 ms returned sat
[2023-03-19 17:38:35] [INFO ] After 876ms SMT Verify possible using state equation in natural domain returned unsat :5 sat :21
[2023-03-19 17:38:35] [INFO ] State equation strengthened by 254 read => feed constraints.
[2023-03-19 17:38:36] [INFO ] After 1805ms SMT Verify possible using 254 Read/Feed constraints in natural domain returned unsat :5 sat :21
[2023-03-19 17:38:37] [INFO ] Deduced a trap composed of 83 places in 74 ms of which 7 ms to minimize.
[2023-03-19 17:38:37] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 112 ms
[2023-03-19 17:38:37] [INFO ] Deduced a trap composed of 28 places in 83 ms of which 1 ms to minimize.
[2023-03-19 17:38:37] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 118 ms
[2023-03-19 17:38:37] [INFO ] Deduced a trap composed of 68 places in 58 ms of which 1 ms to minimize.
[2023-03-19 17:38:37] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 127 ms
[2023-03-19 17:38:39] [INFO ] After 4262ms SMT Verify possible using trap constraints in natural domain returned unsat :5 sat :21
Attempting to minimize the solution found.
Minimization took 1913 ms.
[2023-03-19 17:38:41] [INFO ] After 7620ms SMT Verify possible using all constraints in natural domain returned unsat :5 sat :21
Fused 26 Parikh solutions to 19 different solutions.
Parikh walk visited 0 properties in 316 ms.
Support contains 19 out of 184 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 184/184 places, 379/379 transitions.
Graph (complete) has 664 edges and 184 vertex of which 183 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.2 ms
Discarding 1 places :
Also discarding 0 output transitions
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 3 place count 183 transition count 377
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 23 place count 163 transition count 274
Iterating global reduction 1 with 20 rules applied. Total rules applied 43 place count 163 transition count 274
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 1 with 5 rules applied. Total rules applied 48 place count 163 transition count 269
Discarding 15 places :
Symmetric choice reduction at 2 with 15 rule applications. Total rules 63 place count 148 transition count 254
Iterating global reduction 2 with 15 rules applied. Total rules applied 78 place count 148 transition count 254
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 2 with 8 rules applied. Total rules applied 86 place count 148 transition count 246
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 92 place count 142 transition count 238
Iterating global reduction 3 with 6 rules applied. Total rules applied 98 place count 142 transition count 238
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 99 place count 142 transition count 237
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 102 place count 139 transition count 233
Iterating global reduction 4 with 3 rules applied. Total rules applied 105 place count 139 transition count 233
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 107 place count 137 transition count 231
Iterating global reduction 4 with 2 rules applied. Total rules applied 109 place count 137 transition count 231
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 110 place count 136 transition count 230
Iterating global reduction 4 with 1 rules applied. Total rules applied 111 place count 136 transition count 230
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 112 place count 135 transition count 229
Iterating global reduction 4 with 1 rules applied. Total rules applied 113 place count 135 transition count 229
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 114 place count 134 transition count 228
Iterating global reduction 4 with 1 rules applied. Total rules applied 115 place count 134 transition count 228
Applied a total of 115 rules in 64 ms. Remains 134 /184 variables (removed 50) and now considering 228/379 (removed 151) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 64 ms. Remains : 134/184 places, 228/379 transitions.
Incomplete random walk after 10000 steps, including 2288 resets, run finished after 144 ms. (steps per millisecond=69 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 45 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 52 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1000 steps, including 51 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 52 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 48 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1000 steps, including 48 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1000 steps, including 53 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1000 steps, including 46 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1000 steps, including 50 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 53 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 53 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1000 steps, including 40 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 45 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 38 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1000 steps, including 50 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1000 steps, including 93 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 48 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1000 steps, including 48 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1000 steps, including 45 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1000 steps, including 110 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 57 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 21) seen :0
Interrupted probabilistic random walk after 388360 steps, run timeout after 3001 ms. (steps per millisecond=129 ) properties seen :{2=1, 6=1, 7=1, 8=1, 9=1, 14=1, 17=1}
Probabilistic random walk after 388360 steps, saw 172324 distinct states, run finished after 3001 ms. (steps per millisecond=129 ) properties seen :7
Running SMT prover for 14 properties.
// Phase 1: matrix 228 rows 134 cols
[2023-03-19 17:38:45] [INFO ] Computed 4 place invariants in 4 ms
[2023-03-19 17:38:45] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:38:45] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:38:45] [INFO ] After 374ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:14
[2023-03-19 17:38:45] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:38:45] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:38:45] [INFO ] After 266ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :14
[2023-03-19 17:38:45] [INFO ] State equation strengthened by 137 read => feed constraints.
[2023-03-19 17:38:46] [INFO ] After 538ms SMT Verify possible using 137 Read/Feed constraints in natural domain returned unsat :0 sat :14
[2023-03-19 17:38:47] [INFO ] Deduced a trap composed of 24 places in 51 ms of which 2 ms to minimize.
[2023-03-19 17:38:47] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 73 ms
[2023-03-19 17:38:47] [INFO ] Deduced a trap composed of 59 places in 49 ms of which 0 ms to minimize.
[2023-03-19 17:38:47] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 69 ms
[2023-03-19 17:38:47] [INFO ] After 1915ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :14
Attempting to minimize the solution found.
Minimization took 562 ms.
[2023-03-19 17:38:48] [INFO ] After 2854ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :14
Parikh walk visited 0 properties in 291 ms.
Support contains 15 out of 134 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 134/134 places, 228/228 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 130 transition count 204
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 130 transition count 204
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 9 place count 130 transition count 203
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 12 place count 127 transition count 200
Iterating global reduction 1 with 3 rules applied. Total rules applied 15 place count 127 transition count 200
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 17 place count 127 transition count 198
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 20 place count 124 transition count 195
Iterating global reduction 2 with 3 rules applied. Total rules applied 23 place count 124 transition count 195
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 2 with 7 rules applied. Total rules applied 30 place count 124 transition count 188
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 31 place count 123 transition count 187
Iterating global reduction 3 with 1 rules applied. Total rules applied 32 place count 123 transition count 187
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 33 place count 122 transition count 186
Iterating global reduction 3 with 1 rules applied. Total rules applied 34 place count 122 transition count 186
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 35 place count 121 transition count 185
Iterating global reduction 3 with 1 rules applied. Total rules applied 36 place count 121 transition count 185
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 3 with 6 rules applied. Total rules applied 42 place count 121 transition count 179
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 43 place count 120 transition count 178
Iterating global reduction 4 with 1 rules applied. Total rules applied 44 place count 120 transition count 178
Applied a total of 44 rules in 51 ms. Remains 120 /134 variables (removed 14) and now considering 178/228 (removed 50) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 52 ms. Remains : 120/134 places, 178/228 transitions.
Incomplete random walk after 10000 steps, including 2267 resets, run finished after 232 ms. (steps per millisecond=43 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10000 steps, including 496 resets, run finished after 67 ms. (steps per millisecond=149 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 501 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 492 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10000 steps, including 457 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 483 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 461 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 439 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10000 steps, including 495 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10000 steps, including 512 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 1036 resets, run finished after 133 ms. (steps per millisecond=75 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10000 steps, including 453 resets, run finished after 154 ms. (steps per millisecond=64 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10000 steps, including 466 resets, run finished after 71 ms. (steps per millisecond=140 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10000 steps, including 1053 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 474 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 14) seen :0
Interrupted probabilistic random walk after 444418 steps, run timeout after 3001 ms. (steps per millisecond=148 ) properties seen :{}
Probabilistic random walk after 444418 steps, saw 196801 distinct states, run finished after 3003 ms. (steps per millisecond=147 ) properties seen :0
Running SMT prover for 14 properties.
// Phase 1: matrix 178 rows 120 cols
[2023-03-19 17:38:52] [INFO ] Computed 4 place invariants in 2 ms
[2023-03-19 17:38:52] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:38:52] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:38:53] [INFO ] After 337ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:14
[2023-03-19 17:38:53] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:38:53] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:38:53] [INFO ] After 202ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :14
[2023-03-19 17:38:53] [INFO ] State equation strengthened by 97 read => feed constraints.
[2023-03-19 17:38:53] [INFO ] After 321ms SMT Verify possible using 97 Read/Feed constraints in natural domain returned unsat :0 sat :14
[2023-03-19 17:38:53] [INFO ] Deduced a trap composed of 51 places in 90 ms of which 1 ms to minimize.
[2023-03-19 17:38:53] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 110 ms
[2023-03-19 17:38:53] [INFO ] Deduced a trap composed of 42 places in 29 ms of which 1 ms to minimize.
[2023-03-19 17:38:53] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 41 ms
[2023-03-19 17:38:54] [INFO ] Deduced a trap composed of 24 places in 68 ms of which 1 ms to minimize.
[2023-03-19 17:38:54] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 81 ms
[2023-03-19 17:38:54] [INFO ] After 955ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :14
Attempting to minimize the solution found.
Minimization took 338 ms.
[2023-03-19 17:38:54] [INFO ] After 1575ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :14
Parikh walk visited 2 properties in 406 ms.
Support contains 13 out of 120 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 120/120 places, 178/178 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 118 transition count 175
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 118 transition count 175
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 6 place count 116 transition count 173
Iterating global reduction 0 with 2 rules applied. Total rules applied 8 place count 116 transition count 173
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 9 place count 116 transition count 172
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 10 place count 115 transition count 171
Iterating global reduction 1 with 1 rules applied. Total rules applied 11 place count 115 transition count 171
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 12 place count 115 transition count 170
Applied a total of 12 rules in 18 ms. Remains 115 /120 variables (removed 5) and now considering 170/178 (removed 8) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 18 ms. Remains : 115/120 places, 170/178 transitions.
Incomplete random walk after 10000 steps, including 2252 resets, run finished after 140 ms. (steps per millisecond=71 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10000 steps, including 495 resets, run finished after 56 ms. (steps per millisecond=178 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 461 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10000 steps, including 479 resets, run finished after 54 ms. (steps per millisecond=185 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 456 resets, run finished after 47 ms. (steps per millisecond=212 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 470 resets, run finished after 12 ms. (steps per millisecond=833 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 481 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 460 resets, run finished after 53 ms. (steps per millisecond=188 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10000 steps, including 455 resets, run finished after 52 ms. (steps per millisecond=192 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 478 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 508 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 1061 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 479 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 12) seen :0
Interrupted probabilistic random walk after 310170 steps, run timeout after 3001 ms. (steps per millisecond=103 ) properties seen :{}
Probabilistic random walk after 310170 steps, saw 137844 distinct states, run finished after 3001 ms. (steps per millisecond=103 ) properties seen :0
Running SMT prover for 12 properties.
// Phase 1: matrix 170 rows 115 cols
[2023-03-19 17:38:58] [INFO ] Computed 4 place invariants in 1 ms
[2023-03-19 17:38:58] [INFO ] [Real]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-19 17:38:58] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 2 ms returned sat
[2023-03-19 17:38:58] [INFO ] After 286ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:12
[2023-03-19 17:38:58] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:38:59] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:38:59] [INFO ] After 155ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :12
[2023-03-19 17:38:59] [INFO ] State equation strengthened by 93 read => feed constraints.
[2023-03-19 17:38:59] [INFO ] After 235ms SMT Verify possible using 93 Read/Feed constraints in natural domain returned unsat :0 sat :12
[2023-03-19 17:38:59] [INFO ] Deduced a trap composed of 37 places in 42 ms of which 0 ms to minimize.
[2023-03-19 17:38:59] [INFO ] Deduced a trap composed of 46 places in 38 ms of which 0 ms to minimize.
[2023-03-19 17:38:59] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 112 ms
[2023-03-19 17:38:59] [INFO ] After 763ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :12
Attempting to minimize the solution found.
Minimization took 402 ms.
[2023-03-19 17:39:00] [INFO ] After 1402ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :12
Parikh walk visited 0 properties in 238 ms.
Support contains 13 out of 115 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 115/115 places, 170/170 transitions.
Applied a total of 0 rules in 5 ms. Remains 115 /115 variables (removed 0) and now considering 170/170 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 5 ms. Remains : 115/115 places, 170/170 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 115/115 places, 170/170 transitions.
Applied a total of 0 rules in 4 ms. Remains 115 /115 variables (removed 0) and now considering 170/170 (removed 0) transitions.
[2023-03-19 17:39:00] [INFO ] Invariant cache hit.
[2023-03-19 17:39:00] [INFO ] Implicit Places using invariants in 130 ms returned []
[2023-03-19 17:39:00] [INFO ] Invariant cache hit.
[2023-03-19 17:39:00] [INFO ] State equation strengthened by 93 read => feed constraints.
[2023-03-19 17:39:01] [INFO ] Implicit Places using invariants and state equation in 379 ms returned []
Implicit Place search using SMT with State Equation took 519 ms to find 0 implicit places.
[2023-03-19 17:39:01] [INFO ] Redundant transitions in 3 ms returned []
[2023-03-19 17:39:01] [INFO ] Invariant cache hit.
[2023-03-19 17:39:01] [INFO ] Dead Transitions using invariants and state equation in 57 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 611 ms. Remains : 115/115 places, 170/170 transitions.
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 115 transition count 165
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 9 place count 111 transition count 165
Performed 15 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 15 Pre rules applied. Total rules applied 9 place count 111 transition count 150
Deduced a syphon composed of 15 places in 0 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 2 with 30 rules applied. Total rules applied 39 place count 96 transition count 150
Performed 11 Post agglomeration using F-continuation condition.Transition count delta: 11
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 2 with 22 rules applied. Total rules applied 61 place count 85 transition count 139
Applied a total of 61 rules in 16 ms. Remains 85 /115 variables (removed 30) and now considering 139/170 (removed 31) transitions.
Running SMT prover for 12 properties.
// Phase 1: matrix 139 rows 85 cols
[2023-03-19 17:39:01] [INFO ] Computed 4 place invariants in 1 ms
[2023-03-19 17:39:01] [INFO ] [Real]Absence check using 2 positive place invariants in 0 ms returned sat
[2023-03-19 17:39:01] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:39:01] [INFO ] After 278ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:12
[2023-03-19 17:39:01] [INFO ] [Nat]Absence check using 2 positive place invariants in 0 ms returned sat
[2023-03-19 17:39:01] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 0 ms returned sat
[2023-03-19 17:39:01] [INFO ] After 136ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :12
[2023-03-19 17:39:01] [INFO ] Deduced a trap composed of 34 places in 33 ms of which 0 ms to minimize.
[2023-03-19 17:39:01] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 49 ms
[2023-03-19 17:39:01] [INFO ] Deduced a trap composed of 26 places in 29 ms of which 1 ms to minimize.
[2023-03-19 17:39:01] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 46 ms
[2023-03-19 17:39:01] [INFO ] After 363ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :12
Attempting to minimize the solution found.
Minimization took 111 ms.
[2023-03-19 17:39:02] [INFO ] After 544ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :12
Successfully simplified 5 atomic propositions for a total of 16 simplifications.
FORMULA SieveSingleMsgMbox-PT-d1m96-CTLFireability-11 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 17:39:02] [INFO ] Flatten gal took : 16 ms
[2023-03-19 17:39:02] [INFO ] Flatten gal took : 17 ms
[2023-03-19 17:39:02] [INFO ] Input system was already deterministic with 379 transitions.
Computed a total of 49 stabilizing places and 80 stable transitions
Graph (complete) has 733 edges and 184 vertex of which 183 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.6 ms
Starting structural reductions in SI_CTL mode, iteration 0 : 184/184 places, 379/379 transitions.
Discarding 33 places :
Symmetric choice reduction at 0 with 33 rule applications. Total rules 33 place count 151 transition count 197
Iterating global reduction 0 with 33 rules applied. Total rules applied 66 place count 151 transition count 197
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 69 place count 151 transition count 194
Discarding 27 places :
Symmetric choice reduction at 1 with 27 rule applications. Total rules 96 place count 124 transition count 167
Iterating global reduction 1 with 27 rules applied. Total rules applied 123 place count 124 transition count 167
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 1 with 12 rules applied. Total rules applied 135 place count 124 transition count 155
Discarding 16 places :
Symmetric choice reduction at 2 with 16 rule applications. Total rules 151 place count 108 transition count 137
Iterating global reduction 2 with 16 rules applied. Total rules applied 167 place count 108 transition count 137
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 2 with 10 rules applied. Total rules applied 177 place count 108 transition count 127
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 183 place count 102 transition count 120
Iterating global reduction 3 with 6 rules applied. Total rules applied 189 place count 102 transition count 120
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 194 place count 97 transition count 115
Iterating global reduction 3 with 5 rules applied. Total rules applied 199 place count 97 transition count 115
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 203 place count 93 transition count 110
Iterating global reduction 3 with 4 rules applied. Total rules applied 207 place count 93 transition count 110
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 209 place count 93 transition count 108
Discarding 4 places :
Symmetric choice reduction at 4 with 4 rule applications. Total rules 213 place count 89 transition count 104
Iterating global reduction 4 with 4 rules applied. Total rules applied 217 place count 89 transition count 104
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 219 place count 87 transition count 102
Iterating global reduction 4 with 2 rules applied. Total rules applied 221 place count 87 transition count 102
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 222 place count 86 transition count 100
Iterating global reduction 4 with 1 rules applied. Total rules applied 223 place count 86 transition count 100
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 224 place count 85 transition count 99
Iterating global reduction 4 with 1 rules applied. Total rules applied 225 place count 85 transition count 99
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 226 place count 84 transition count 98
Iterating global reduction 4 with 1 rules applied. Total rules applied 227 place count 84 transition count 98
Applied a total of 227 rules in 52 ms. Remains 84 /184 variables (removed 100) and now considering 98/379 (removed 281) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 63 ms. Remains : 84/184 places, 98/379 transitions.
[2023-03-19 17:39:02] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:39:02] [INFO ] Flatten gal took : 5 ms
[2023-03-19 17:39:02] [INFO ] Input system was already deterministic with 98 transitions.
Incomplete random walk after 10000 steps, including 2225 resets, run finished after 11 ms. (steps per millisecond=909 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10000 steps, including 458 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 2924064 steps, run timeout after 3001 ms. (steps per millisecond=974 ) properties seen :{}
Probabilistic random walk after 2924064 steps, saw 1224049 distinct states, run finished after 3002 ms. (steps per millisecond=974 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 98 rows 84 cols
[2023-03-19 17:39:05] [INFO ] Computed 5 place invariants in 2 ms
[2023-03-19 17:39:05] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:39:05] [INFO ] [Real]Absence check using 2 positive and 3 generalized place invariants in 2 ms returned sat
[2023-03-19 17:39:05] [INFO ] After 79ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:39:05] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:39:05] [INFO ] [Nat]Absence check using 2 positive and 3 generalized place invariants in 1 ms returned sat
[2023-03-19 17:39:05] [INFO ] After 28ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:39:05] [INFO ] State equation strengthened by 44 read => feed constraints.
[2023-03-19 17:39:05] [INFO ] After 21ms SMT Verify possible using 44 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-19 17:39:05] [INFO ] After 35ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 20 ms.
[2023-03-19 17:39:05] [INFO ] After 128ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 39 ms.
Support contains 2 out of 84 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 84/84 places, 98/98 transitions.
Graph (complete) has 238 edges and 84 vertex of which 83 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.0 ms
Discarding 1 places :
Also discarding 0 output transitions
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 3 place count 83 transition count 96
Applied a total of 3 rules in 4 ms. Remains 83 /84 variables (removed 1) and now considering 96/98 (removed 2) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 4 ms. Remains : 83/84 places, 96/98 transitions.
Incomplete random walk after 1000000 steps, including 224469 resets, run finished after 1164 ms. (steps per millisecond=859 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 1000000 steps, including 47761 resets, run finished after 489 ms. (steps per millisecond=2044 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 2722767 steps, run timeout after 3001 ms. (steps per millisecond=907 ) properties seen :{}
Probabilistic random walk after 2722767 steps, saw 1138178 distinct states, run finished after 3001 ms. (steps per millisecond=907 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 96 rows 83 cols
[2023-03-19 17:39:10] [INFO ] Computed 4 place invariants in 1 ms
[2023-03-19 17:39:10] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:39:10] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:39:10] [INFO ] After 144ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:39:10] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:39:10] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:39:10] [INFO ] After 38ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:39:10] [INFO ] State equation strengthened by 42 read => feed constraints.
[2023-03-19 17:39:10] [INFO ] After 16ms SMT Verify possible using 42 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-19 17:39:10] [INFO ] After 29ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 13 ms.
[2023-03-19 17:39:10] [INFO ] After 140ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 29 ms.
Support contains 2 out of 83 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 83/83 places, 96/96 transitions.
Applied a total of 0 rules in 2 ms. Remains 83 /83 variables (removed 0) and now considering 96/96 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2 ms. Remains : 83/83 places, 96/96 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 83/83 places, 96/96 transitions.
Applied a total of 0 rules in 3 ms. Remains 83 /83 variables (removed 0) and now considering 96/96 (removed 0) transitions.
[2023-03-19 17:39:10] [INFO ] Invariant cache hit.
[2023-03-19 17:39:10] [INFO ] Implicit Places using invariants in 70 ms returned []
[2023-03-19 17:39:10] [INFO ] Invariant cache hit.
[2023-03-19 17:39:10] [INFO ] State equation strengthened by 42 read => feed constraints.
[2023-03-19 17:39:10] [INFO ] Implicit Places using invariants and state equation in 228 ms returned []
Implicit Place search using SMT with State Equation took 324 ms to find 0 implicit places.
[2023-03-19 17:39:10] [INFO ] Redundant transitions in 2 ms returned []
[2023-03-19 17:39:10] [INFO ] Invariant cache hit.
[2023-03-19 17:39:11] [INFO ] Dead Transitions using invariants and state equation in 151 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 486 ms. Remains : 83/83 places, 96/96 transitions.
Incomplete random walk after 100000 steps, including 22501 resets, run finished after 338 ms. (steps per millisecond=295 ) properties (out of 2) seen :1
Running SMT prover for 1 properties.
[2023-03-19 17:39:11] [INFO ] Invariant cache hit.
[2023-03-19 17:39:11] [INFO ] [Real]Absence check using 2 positive place invariants in 4 ms returned sat
[2023-03-19 17:39:11] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:39:11] [INFO ] After 69ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-19 17:39:11] [INFO ] State equation strengthened by 42 read => feed constraints.
[2023-03-19 17:39:11] [INFO ] After 25ms SMT Verify possible using 42 Read/Feed constraints in real domain returned unsat :0 sat :1
[2023-03-19 17:39:11] [INFO ] After 34ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:39:11] [INFO ] After 148ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:39:11] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:39:11] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:39:11] [INFO ] After 30ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:39:11] [INFO ] After 26ms SMT Verify possible using 42 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-19 17:39:11] [INFO ] After 33ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 2 ms.
[2023-03-19 17:39:11] [INFO ] After 129ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Incomplete random walk after 1000000 steps, including 224524 resets, run finished after 1021 ms. (steps per millisecond=979 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 1000001 steps, including 47749 resets, run finished after 398 ms. (steps per millisecond=2512 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 2657045 steps, run timeout after 3001 ms. (steps per millisecond=885 ) properties seen :{}
Probabilistic random walk after 2657045 steps, saw 1111509 distinct states, run finished after 3001 ms. (steps per millisecond=885 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-19 17:39:16] [INFO ] Invariant cache hit.
[2023-03-19 17:39:16] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:39:16] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:39:16] [INFO ] After 104ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:39:16] [INFO ] [Nat]Absence check using 2 positive place invariants in 0 ms returned sat
[2023-03-19 17:39:16] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:39:16] [INFO ] After 32ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:39:16] [INFO ] State equation strengthened by 42 read => feed constraints.
[2023-03-19 17:39:16] [INFO ] After 13ms SMT Verify possible using 42 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-19 17:39:16] [INFO ] After 24ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 14 ms.
[2023-03-19 17:39:16] [INFO ] After 129ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 28 ms.
Support contains 2 out of 83 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 83/83 places, 96/96 transitions.
Applied a total of 0 rules in 2 ms. Remains 83 /83 variables (removed 0) and now considering 96/96 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2 ms. Remains : 83/83 places, 96/96 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 83/83 places, 96/96 transitions.
Applied a total of 0 rules in 2 ms. Remains 83 /83 variables (removed 0) and now considering 96/96 (removed 0) transitions.
[2023-03-19 17:39:16] [INFO ] Invariant cache hit.
[2023-03-19 17:39:16] [INFO ] Implicit Places using invariants in 46 ms returned []
[2023-03-19 17:39:16] [INFO ] Invariant cache hit.
[2023-03-19 17:39:16] [INFO ] State equation strengthened by 42 read => feed constraints.
[2023-03-19 17:39:16] [INFO ] Implicit Places using invariants and state equation in 102 ms returned []
Implicit Place search using SMT with State Equation took 185 ms to find 0 implicit places.
[2023-03-19 17:39:16] [INFO ] Redundant transitions in 1 ms returned []
[2023-03-19 17:39:16] [INFO ] Invariant cache hit.
[2023-03-19 17:39:16] [INFO ] Dead Transitions using invariants and state equation in 51 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 274 ms. Remains : 83/83 places, 96/96 transitions.
Incomplete random walk after 100000 steps, including 22373 resets, run finished after 119 ms. (steps per millisecond=840 ) properties (out of 2) seen :1
Running SMT prover for 1 properties.
[2023-03-19 17:39:16] [INFO ] Invariant cache hit.
[2023-03-19 17:39:16] [INFO ] [Real]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-19 17:39:16] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 2 ms returned sat
[2023-03-19 17:39:16] [INFO ] After 36ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-19 17:39:16] [INFO ] State equation strengthened by 42 read => feed constraints.
[2023-03-19 17:39:16] [INFO ] After 27ms SMT Verify possible using 42 Read/Feed constraints in real domain returned unsat :0 sat :1
[2023-03-19 17:39:16] [INFO ] After 34ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:39:16] [INFO ] After 141ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:39:16] [INFO ] [Nat]Absence check using 2 positive place invariants in 0 ms returned sat
[2023-03-19 17:39:16] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 0 ms returned sat
[2023-03-19 17:39:16] [INFO ] After 18ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:39:16] [INFO ] After 9ms SMT Verify possible using 42 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-19 17:39:16] [INFO ] After 15ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 2 ms.
[2023-03-19 17:39:16] [INFO ] After 58ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Finished random walk after 1 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=1 )
Incomplete random walk after 10000 steps, including 2234 resets, run finished after 15 ms. (steps per millisecond=666 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10000 steps, including 1035 resets, run finished after 11 ms. (steps per millisecond=909 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 2930381 steps, run timeout after 3001 ms. (steps per millisecond=976 ) properties seen :{}
Probabilistic random walk after 2930381 steps, saw 1226866 distinct states, run finished after 3001 ms. (steps per millisecond=976 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-19 17:39:20] [INFO ] Invariant cache hit.
[2023-03-19 17:39:20] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:39:20] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:39:20] [INFO ] After 33ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-19 17:39:20] [INFO ] State equation strengthened by 42 read => feed constraints.
[2023-03-19 17:39:20] [INFO ] After 14ms SMT Verify possible using 42 Read/Feed constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:39:20] [INFO ] After 80ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:39:20] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:39:20] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 2 ms returned sat
[2023-03-19 17:39:20] [INFO ] After 33ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:39:20] [INFO ] After 16ms SMT Verify possible using 42 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-19 17:39:20] [INFO ] After 23ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 5 ms.
[2023-03-19 17:39:20] [INFO ] After 98ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 0 ms.
Support contains 1 out of 83 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 83/83 places, 96/96 transitions.
Applied a total of 0 rules in 3 ms. Remains 83 /83 variables (removed 0) and now considering 96/96 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 4 ms. Remains : 83/83 places, 96/96 transitions.
Incomplete random walk after 10000 steps, including 2234 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 1005 resets, run finished after 9 ms. (steps per millisecond=1111 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 2485261 steps, run timeout after 3001 ms. (steps per millisecond=828 ) properties seen :{}
Probabilistic random walk after 2485261 steps, saw 1042380 distinct states, run finished after 3001 ms. (steps per millisecond=828 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-19 17:39:23] [INFO ] Invariant cache hit.
[2023-03-19 17:39:23] [INFO ] [Real]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-19 17:39:23] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:39:23] [INFO ] After 29ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-19 17:39:23] [INFO ] State equation strengthened by 42 read => feed constraints.
[2023-03-19 17:39:23] [INFO ] After 15ms SMT Verify possible using 42 Read/Feed constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:39:23] [INFO ] After 87ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:39:23] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:39:23] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 4 ms returned sat
[2023-03-19 17:39:23] [INFO ] After 28ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:39:23] [INFO ] After 15ms SMT Verify possible using 42 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-19 17:39:23] [INFO ] After 22ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 5 ms.
[2023-03-19 17:39:23] [INFO ] After 92ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 0 ms.
Support contains 1 out of 83 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 83/83 places, 96/96 transitions.
Applied a total of 0 rules in 3 ms. Remains 83 /83 variables (removed 0) and now considering 96/96 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 3 ms. Remains : 83/83 places, 96/96 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 83/83 places, 96/96 transitions.
Applied a total of 0 rules in 2 ms. Remains 83 /83 variables (removed 0) and now considering 96/96 (removed 0) transitions.
[2023-03-19 17:39:23] [INFO ] Invariant cache hit.
[2023-03-19 17:39:23] [INFO ] Implicit Places using invariants in 50 ms returned []
[2023-03-19 17:39:23] [INFO ] Invariant cache hit.
[2023-03-19 17:39:23] [INFO ] State equation strengthened by 42 read => feed constraints.
[2023-03-19 17:39:23] [INFO ] Implicit Places using invariants and state equation in 133 ms returned []
Implicit Place search using SMT with State Equation took 197 ms to find 0 implicit places.
[2023-03-19 17:39:23] [INFO ] Redundant transitions in 1 ms returned []
[2023-03-19 17:39:23] [INFO ] Invariant cache hit.
[2023-03-19 17:39:23] [INFO ] Dead Transitions using invariants and state equation in 74 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 284 ms. Remains : 83/83 places, 96/96 transitions.
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 0 with 7 rules applied. Total rules applied 7 place count 83 transition count 89
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 1 with 5 rules applied. Total rules applied 12 place count 78 transition count 89
Performed 13 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 13 Pre rules applied. Total rules applied 12 place count 78 transition count 76
Deduced a syphon composed of 13 places in 1 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 2 with 26 rules applied. Total rules applied 38 place count 65 transition count 76
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 2 with 14 rules applied. Total rules applied 52 place count 58 transition count 69
Applied a total of 52 rules in 10 ms. Remains 58 /83 variables (removed 25) and now considering 69/96 (removed 27) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 69 rows 58 cols
[2023-03-19 17:39:23] [INFO ] Computed 5 place invariants in 1 ms
[2023-03-19 17:39:23] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:39:23] [INFO ] [Real]Absence check using 2 positive and 3 generalized place invariants in 2 ms returned sat
[2023-03-19 17:39:23] [INFO ] After 22ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-19 17:39:23] [INFO ] Deduced a trap composed of 32 places in 25 ms of which 0 ms to minimize.
[2023-03-19 17:39:23] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 33 ms
[2023-03-19 17:39:23] [INFO ] After 63ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:39:23] [INFO ] After 91ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:39:23] [INFO ] [Nat]Absence check using 2 positive place invariants in 0 ms returned sat
[2023-03-19 17:39:23] [INFO ] [Nat]Absence check using 2 positive and 3 generalized place invariants in 4 ms returned sat
[2023-03-19 17:39:23] [INFO ] After 18ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:39:23] [INFO ] Deduced a trap composed of 32 places in 35 ms of which 1 ms to minimize.
[2023-03-19 17:39:23] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 48 ms
[2023-03-19 17:39:23] [INFO ] After 69ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 2 ms.
[2023-03-19 17:39:23] [INFO ] After 97ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 83 transition count 90
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 1 with 5 rules applied. Total rules applied 11 place count 78 transition count 90
Performed 13 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 13 Pre rules applied. Total rules applied 11 place count 78 transition count 77
Deduced a syphon composed of 13 places in 1 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 2 with 26 rules applied. Total rules applied 37 place count 65 transition count 77
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 2 with 14 rules applied. Total rules applied 51 place count 58 transition count 70
Applied a total of 51 rules in 3 ms. Remains 58 /83 variables (removed 25) and now considering 70/96 (removed 26) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 70 rows 58 cols
[2023-03-19 17:39:23] [INFO ] Computed 4 place invariants in 1 ms
[2023-03-19 17:39:23] [INFO ] [Real]Absence check using 3 positive place invariants in 1 ms returned sat
[2023-03-19 17:39:23] [INFO ] [Real]Absence check using 3 positive and 1 generalized place invariants in 0 ms returned sat
[2023-03-19 17:39:23] [INFO ] After 67ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:39:23] [INFO ] [Nat]Absence check using 3 positive place invariants in 1 ms returned sat
[2023-03-19 17:39:23] [INFO ] [Nat]Absence check using 3 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-19 17:39:24] [INFO ] After 31ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:39:24] [INFO ] After 38ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 6 ms.
[2023-03-19 17:39:24] [INFO ] After 67ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Starting structural reductions in SI_CTL mode, iteration 0 : 184/184 places, 379/379 transitions.
Discarding 30 places :
Symmetric choice reduction at 0 with 30 rule applications. Total rules 30 place count 154 transition count 230
Iterating global reduction 0 with 30 rules applied. Total rules applied 60 place count 154 transition count 230
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 63 place count 154 transition count 227
Discarding 24 places :
Symmetric choice reduction at 1 with 24 rule applications. Total rules 87 place count 130 transition count 203
Iterating global reduction 1 with 24 rules applied. Total rules applied 111 place count 130 transition count 203
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 1 with 10 rules applied. Total rules applied 121 place count 130 transition count 193
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 135 place count 116 transition count 177
Iterating global reduction 2 with 14 rules applied. Total rules applied 149 place count 116 transition count 177
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 2 with 15 rules applied. Total rules applied 164 place count 116 transition count 162
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 169 place count 111 transition count 156
Iterating global reduction 3 with 5 rules applied. Total rules applied 174 place count 111 transition count 156
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 178 place count 107 transition count 152
Iterating global reduction 3 with 4 rules applied. Total rules applied 182 place count 107 transition count 152
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 185 place count 104 transition count 148
Iterating global reduction 3 with 3 rules applied. Total rules applied 188 place count 104 transition count 148
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 191 place count 101 transition count 145
Iterating global reduction 3 with 3 rules applied. Total rules applied 194 place count 101 transition count 145
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 196 place count 99 transition count 143
Iterating global reduction 3 with 2 rules applied. Total rules applied 198 place count 99 transition count 143
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 199 place count 98 transition count 141
Iterating global reduction 3 with 1 rules applied. Total rules applied 200 place count 98 transition count 141
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 201 place count 97 transition count 140
Iterating global reduction 3 with 1 rules applied. Total rules applied 202 place count 97 transition count 140
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 203 place count 96 transition count 139
Iterating global reduction 3 with 1 rules applied. Total rules applied 204 place count 96 transition count 139
Applied a total of 204 rules in 29 ms. Remains 96 /184 variables (removed 88) and now considering 139/379 (removed 240) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 30 ms. Remains : 96/184 places, 139/379 transitions.
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 18 ms
[2023-03-19 17:39:24] [INFO ] Input system was already deterministic with 139 transitions.
Starting structural reductions in LTL mode, iteration 0 : 184/184 places, 379/379 transitions.
Discarding 29 places :
Symmetric choice reduction at 0 with 29 rule applications. Total rules 29 place count 155 transition count 233
Iterating global reduction 0 with 29 rules applied. Total rules applied 58 place count 155 transition count 233
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 61 place count 155 transition count 230
Discarding 23 places :
Symmetric choice reduction at 1 with 23 rule applications. Total rules 84 place count 132 transition count 207
Iterating global reduction 1 with 23 rules applied. Total rules applied 107 place count 132 transition count 207
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 1 with 10 rules applied. Total rules applied 117 place count 132 transition count 197
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 127 place count 122 transition count 185
Iterating global reduction 2 with 10 rules applied. Total rules applied 137 place count 122 transition count 185
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 2 with 8 rules applied. Total rules applied 145 place count 122 transition count 177
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 149 place count 118 transition count 172
Iterating global reduction 3 with 4 rules applied. Total rules applied 153 place count 118 transition count 172
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 156 place count 115 transition count 169
Iterating global reduction 3 with 3 rules applied. Total rules applied 159 place count 115 transition count 169
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 161 place count 113 transition count 166
Iterating global reduction 3 with 2 rules applied. Total rules applied 163 place count 113 transition count 166
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 165 place count 111 transition count 164
Iterating global reduction 3 with 2 rules applied. Total rules applied 167 place count 111 transition count 164
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 169 place count 109 transition count 162
Iterating global reduction 3 with 2 rules applied. Total rules applied 171 place count 109 transition count 162
Applied a total of 171 rules in 14 ms. Remains 109 /184 variables (removed 75) and now considering 162/379 (removed 217) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 109/184 places, 162/379 transitions.
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 17 ms
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:39:24] [INFO ] Input system was already deterministic with 162 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 184/184 places, 379/379 transitions.
Discarding 33 places :
Symmetric choice reduction at 0 with 33 rule applications. Total rules 33 place count 151 transition count 197
Iterating global reduction 0 with 33 rules applied. Total rules applied 66 place count 151 transition count 197
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 69 place count 151 transition count 194
Discarding 27 places :
Symmetric choice reduction at 1 with 27 rule applications. Total rules 96 place count 124 transition count 167
Iterating global reduction 1 with 27 rules applied. Total rules applied 123 place count 124 transition count 167
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 1 with 12 rules applied. Total rules applied 135 place count 124 transition count 155
Discarding 16 places :
Symmetric choice reduction at 2 with 16 rule applications. Total rules 151 place count 108 transition count 137
Iterating global reduction 2 with 16 rules applied. Total rules applied 167 place count 108 transition count 137
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 2 with 10 rules applied. Total rules applied 177 place count 108 transition count 127
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 183 place count 102 transition count 120
Iterating global reduction 3 with 6 rules applied. Total rules applied 189 place count 102 transition count 120
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 194 place count 97 transition count 115
Iterating global reduction 3 with 5 rules applied. Total rules applied 199 place count 97 transition count 115
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 203 place count 93 transition count 110
Iterating global reduction 3 with 4 rules applied. Total rules applied 207 place count 93 transition count 110
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 209 place count 93 transition count 108
Discarding 4 places :
Symmetric choice reduction at 4 with 4 rule applications. Total rules 213 place count 89 transition count 104
Iterating global reduction 4 with 4 rules applied. Total rules applied 217 place count 89 transition count 104
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 219 place count 87 transition count 102
Iterating global reduction 4 with 2 rules applied. Total rules applied 221 place count 87 transition count 102
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 222 place count 86 transition count 100
Iterating global reduction 4 with 1 rules applied. Total rules applied 223 place count 86 transition count 100
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 224 place count 85 transition count 99
Iterating global reduction 4 with 1 rules applied. Total rules applied 225 place count 85 transition count 99
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 226 place count 84 transition count 98
Iterating global reduction 4 with 1 rules applied. Total rules applied 227 place count 84 transition count 98
Applied a total of 227 rules in 46 ms. Remains 84 /184 variables (removed 100) and now considering 98/379 (removed 281) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 46 ms. Remains : 84/184 places, 98/379 transitions.
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 9 ms
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 13 ms
[2023-03-19 17:39:24] [INFO ] Input system was already deterministic with 98 transitions.
Incomplete random walk after 10000 steps, including 2286 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10000 steps, including 518 resets, run finished after 5 ms. (steps per millisecond=2000 ) properties (out of 1) seen :0
Finished probabilistic random walk after 4097 steps, run visited all 1 properties in 8 ms. (steps per millisecond=512 )
Probabilistic random walk after 4097 steps, saw 1879 distinct states, run finished after 8 ms. (steps per millisecond=512 ) properties seen :1
FORMULA SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 TRUE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
Starting structural reductions in LTL mode, iteration 0 : 184/184 places, 379/379 transitions.
Discarding 26 places :
Symmetric choice reduction at 0 with 26 rule applications. Total rules 26 place count 158 transition count 254
Iterating global reduction 0 with 26 rules applied. Total rules applied 52 place count 158 transition count 254
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 55 place count 158 transition count 251
Discarding 22 places :
Symmetric choice reduction at 1 with 22 rule applications. Total rules 77 place count 136 transition count 229
Iterating global reduction 1 with 22 rules applied. Total rules applied 99 place count 136 transition count 229
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 1 with 9 rules applied. Total rules applied 108 place count 136 transition count 220
Discarding 12 places :
Symmetric choice reduction at 2 with 12 rule applications. Total rules 120 place count 124 transition count 206
Iterating global reduction 2 with 12 rules applied. Total rules applied 132 place count 124 transition count 206
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 2 with 11 rules applied. Total rules applied 143 place count 124 transition count 195
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 147 place count 120 transition count 190
Iterating global reduction 3 with 4 rules applied. Total rules applied 151 place count 120 transition count 190
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 154 place count 117 transition count 187
Iterating global reduction 3 with 3 rules applied. Total rules applied 157 place count 117 transition count 187
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 159 place count 115 transition count 185
Iterating global reduction 3 with 2 rules applied. Total rules applied 161 place count 115 transition count 185
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 163 place count 113 transition count 183
Iterating global reduction 3 with 2 rules applied. Total rules applied 165 place count 113 transition count 183
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 166 place count 112 transition count 182
Iterating global reduction 3 with 1 rules applied. Total rules applied 167 place count 112 transition count 182
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 168 place count 111 transition count 180
Iterating global reduction 3 with 1 rules applied. Total rules applied 169 place count 111 transition count 180
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 170 place count 110 transition count 179
Iterating global reduction 3 with 1 rules applied. Total rules applied 171 place count 110 transition count 179
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 172 place count 109 transition count 178
Iterating global reduction 3 with 1 rules applied. Total rules applied 173 place count 109 transition count 178
Applied a total of 173 rules in 28 ms. Remains 109 /184 variables (removed 75) and now considering 178/379 (removed 201) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 28 ms. Remains : 109/184 places, 178/379 transitions.
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:39:24] [INFO ] Input system was already deterministic with 178 transitions.
Starting structural reductions in LTL mode, iteration 0 : 184/184 places, 379/379 transitions.
Discarding 22 places :
Symmetric choice reduction at 0 with 22 rule applications. Total rules 22 place count 162 transition count 280
Iterating global reduction 0 with 22 rules applied. Total rules applied 44 place count 162 transition count 280
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 47 place count 162 transition count 277
Discarding 17 places :
Symmetric choice reduction at 1 with 17 rule applications. Total rules 64 place count 145 transition count 260
Iterating global reduction 1 with 17 rules applied. Total rules applied 81 place count 145 transition count 260
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 87 place count 145 transition count 254
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 95 place count 137 transition count 245
Iterating global reduction 2 with 8 rules applied. Total rules applied 103 place count 137 transition count 245
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 2 with 11 rules applied. Total rules applied 114 place count 137 transition count 234
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 117 place count 134 transition count 230
Iterating global reduction 3 with 3 rules applied. Total rules applied 120 place count 134 transition count 230
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 123 place count 131 transition count 227
Iterating global reduction 3 with 3 rules applied. Total rules applied 126 place count 131 transition count 227
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 127 place count 130 transition count 225
Iterating global reduction 3 with 1 rules applied. Total rules applied 128 place count 130 transition count 225
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 129 place count 129 transition count 224
Iterating global reduction 3 with 1 rules applied. Total rules applied 130 place count 129 transition count 224
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 131 place count 128 transition count 223
Iterating global reduction 3 with 1 rules applied. Total rules applied 132 place count 128 transition count 223
Applied a total of 132 rules in 19 ms. Remains 128 /184 variables (removed 56) and now considering 223/379 (removed 156) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 19 ms. Remains : 128/184 places, 223/379 transitions.
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 15 ms
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 7 ms
[2023-03-19 17:39:24] [INFO ] Input system was already deterministic with 223 transitions.
Starting structural reductions in LTL mode, iteration 0 : 184/184 places, 379/379 transitions.
Discarding 31 places :
Symmetric choice reduction at 0 with 31 rule applications. Total rules 31 place count 153 transition count 209
Iterating global reduction 0 with 31 rules applied. Total rules applied 62 place count 153 transition count 209
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 65 place count 153 transition count 206
Discarding 25 places :
Symmetric choice reduction at 1 with 25 rule applications. Total rules 90 place count 128 transition count 181
Iterating global reduction 1 with 25 rules applied. Total rules applied 115 place count 128 transition count 181
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 1 with 10 rules applied. Total rules applied 125 place count 128 transition count 171
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 139 place count 114 transition count 156
Iterating global reduction 2 with 14 rules applied. Total rules applied 153 place count 114 transition count 156
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 2 with 11 rules applied. Total rules applied 164 place count 114 transition count 145
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 168 place count 110 transition count 140
Iterating global reduction 3 with 4 rules applied. Total rules applied 172 place count 110 transition count 140
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 176 place count 106 transition count 136
Iterating global reduction 3 with 4 rules applied. Total rules applied 180 place count 106 transition count 136
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 181 place count 105 transition count 134
Iterating global reduction 3 with 1 rules applied. Total rules applied 182 place count 105 transition count 134
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 183 place count 104 transition count 133
Iterating global reduction 3 with 1 rules applied. Total rules applied 184 place count 104 transition count 133
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 185 place count 103 transition count 132
Iterating global reduction 3 with 1 rules applied. Total rules applied 186 place count 103 transition count 132
Applied a total of 186 rules in 29 ms. Remains 103 /184 variables (removed 81) and now considering 132/379 (removed 247) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 29 ms. Remains : 103/184 places, 132/379 transitions.
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 14 ms
[2023-03-19 17:39:24] [INFO ] Input system was already deterministic with 132 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 184/184 places, 379/379 transitions.
Discarding 32 places :
Symmetric choice reduction at 0 with 32 rule applications. Total rules 32 place count 152 transition count 208
Iterating global reduction 0 with 32 rules applied. Total rules applied 64 place count 152 transition count 208
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 67 place count 152 transition count 205
Discarding 26 places :
Symmetric choice reduction at 1 with 26 rule applications. Total rules 93 place count 126 transition count 179
Iterating global reduction 1 with 26 rules applied. Total rules applied 119 place count 126 transition count 179
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 1 with 11 rules applied. Total rules applied 130 place count 126 transition count 168
Discarding 15 places :
Symmetric choice reduction at 2 with 15 rule applications. Total rules 145 place count 111 transition count 151
Iterating global reduction 2 with 15 rules applied. Total rules applied 160 place count 111 transition count 151
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 2 with 11 rules applied. Total rules applied 171 place count 111 transition count 140
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 176 place count 106 transition count 134
Iterating global reduction 3 with 5 rules applied. Total rules applied 181 place count 106 transition count 134
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 185 place count 102 transition count 130
Iterating global reduction 3 with 4 rules applied. Total rules applied 189 place count 102 transition count 130
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 193 place count 98 transition count 125
Iterating global reduction 3 with 4 rules applied. Total rules applied 197 place count 98 transition count 125
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 200 place count 98 transition count 122
Discarding 4 places :
Symmetric choice reduction at 4 with 4 rule applications. Total rules 204 place count 94 transition count 118
Iterating global reduction 4 with 4 rules applied. Total rules applied 208 place count 94 transition count 118
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 210 place count 92 transition count 116
Iterating global reduction 4 with 2 rules applied. Total rules applied 212 place count 92 transition count 116
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 213 place count 91 transition count 114
Iterating global reduction 4 with 1 rules applied. Total rules applied 214 place count 91 transition count 114
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 215 place count 90 transition count 113
Iterating global reduction 4 with 1 rules applied. Total rules applied 216 place count 90 transition count 113
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 217 place count 89 transition count 112
Iterating global reduction 4 with 1 rules applied. Total rules applied 218 place count 89 transition count 112
Applied a total of 218 rules in 36 ms. Remains 89 /184 variables (removed 95) and now considering 112/379 (removed 267) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 36 ms. Remains : 89/184 places, 112/379 transitions.
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:39:24] [INFO ] Input system was already deterministic with 112 transitions.
Starting structural reductions in LTL mode, iteration 0 : 184/184 places, 379/379 transitions.
Discarding 25 places :
Symmetric choice reduction at 0 with 25 rule applications. Total rules 25 place count 159 transition count 256
Iterating global reduction 0 with 25 rules applied. Total rules applied 50 place count 159 transition count 256
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 52 place count 159 transition count 254
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 72 place count 139 transition count 234
Iterating global reduction 1 with 20 rules applied. Total rules applied 92 place count 139 transition count 234
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 99 place count 139 transition count 227
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 109 place count 129 transition count 215
Iterating global reduction 2 with 10 rules applied. Total rules applied 119 place count 129 transition count 215
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 2 with 9 rules applied. Total rules applied 128 place count 129 transition count 206
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 132 place count 125 transition count 201
Iterating global reduction 3 with 4 rules applied. Total rules applied 136 place count 125 transition count 201
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 139 place count 122 transition count 198
Iterating global reduction 3 with 3 rules applied. Total rules applied 142 place count 122 transition count 198
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 144 place count 120 transition count 195
Iterating global reduction 3 with 2 rules applied. Total rules applied 146 place count 120 transition count 195
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 148 place count 118 transition count 193
Iterating global reduction 3 with 2 rules applied. Total rules applied 150 place count 118 transition count 193
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 152 place count 116 transition count 191
Iterating global reduction 3 with 2 rules applied. Total rules applied 154 place count 116 transition count 191
Applied a total of 154 rules in 20 ms. Remains 116 /184 variables (removed 68) and now considering 191/379 (removed 188) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 116/184 places, 191/379 transitions.
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 5 ms
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:39:24] [INFO ] Input system was already deterministic with 191 transitions.
Starting structural reductions in LTL mode, iteration 0 : 184/184 places, 379/379 transitions.
Discarding 29 places :
Symmetric choice reduction at 0 with 29 rule applications. Total rules 29 place count 155 transition count 223
Iterating global reduction 0 with 29 rules applied. Total rules applied 58 place count 155 transition count 223
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 0 with 5 rules applied. Total rules applied 63 place count 155 transition count 218
Discarding 23 places :
Symmetric choice reduction at 1 with 23 rule applications. Total rules 86 place count 132 transition count 195
Iterating global reduction 1 with 23 rules applied. Total rules applied 109 place count 132 transition count 195
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 1 with 10 rules applied. Total rules applied 119 place count 132 transition count 185
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 130 place count 121 transition count 172
Iterating global reduction 2 with 11 rules applied. Total rules applied 141 place count 121 transition count 172
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 2 with 12 rules applied. Total rules applied 153 place count 121 transition count 160
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 155 place count 119 transition count 158
Iterating global reduction 3 with 2 rules applied. Total rules applied 157 place count 119 transition count 158
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 158 place count 118 transition count 157
Iterating global reduction 3 with 1 rules applied. Total rules applied 159 place count 118 transition count 157
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 160 place count 117 transition count 156
Iterating global reduction 3 with 1 rules applied. Total rules applied 161 place count 117 transition count 156
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 162 place count 116 transition count 155
Iterating global reduction 3 with 1 rules applied. Total rules applied 163 place count 116 transition count 155
Applied a total of 163 rules in 20 ms. Remains 116 /184 variables (removed 68) and now considering 155/379 (removed 224) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 116/184 places, 155/379 transitions.
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:39:24] [INFO ] Input system was already deterministic with 155 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 184/184 places, 379/379 transitions.
Discarding 31 places :
Symmetric choice reduction at 0 with 31 rule applications. Total rules 31 place count 153 transition count 210
Iterating global reduction 0 with 31 rules applied. Total rules applied 62 place count 153 transition count 210
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 66 place count 153 transition count 206
Discarding 25 places :
Symmetric choice reduction at 1 with 25 rule applications. Total rules 91 place count 128 transition count 181
Iterating global reduction 1 with 25 rules applied. Total rules applied 116 place count 128 transition count 181
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 1 with 11 rules applied. Total rules applied 127 place count 128 transition count 170
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 141 place count 114 transition count 154
Iterating global reduction 2 with 14 rules applied. Total rules applied 155 place count 114 transition count 154
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 2 with 12 rules applied. Total rules applied 167 place count 114 transition count 142
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 172 place count 109 transition count 136
Iterating global reduction 3 with 5 rules applied. Total rules applied 177 place count 109 transition count 136
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 181 place count 105 transition count 132
Iterating global reduction 3 with 4 rules applied. Total rules applied 185 place count 105 transition count 132
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 188 place count 102 transition count 129
Iterating global reduction 3 with 3 rules applied. Total rules applied 191 place count 102 transition count 129
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 194 place count 102 transition count 126
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 197 place count 99 transition count 123
Iterating global reduction 4 with 3 rules applied. Total rules applied 200 place count 99 transition count 123
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 201 place count 98 transition count 122
Iterating global reduction 4 with 1 rules applied. Total rules applied 202 place count 98 transition count 122
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 203 place count 97 transition count 120
Iterating global reduction 4 with 1 rules applied. Total rules applied 204 place count 97 transition count 120
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 205 place count 96 transition count 119
Iterating global reduction 4 with 1 rules applied. Total rules applied 206 place count 96 transition count 119
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 207 place count 95 transition count 118
Iterating global reduction 4 with 1 rules applied. Total rules applied 208 place count 95 transition count 118
Applied a total of 208 rules in 14 ms. Remains 95 /184 variables (removed 89) and now considering 118/379 (removed 261) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 26 ms. Remains : 95/184 places, 118/379 transitions.
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:39:24] [INFO ] Input system was already deterministic with 118 transitions.
Starting structural reductions in LTL mode, iteration 0 : 184/184 places, 379/379 transitions.
Discarding 31 places :
Symmetric choice reduction at 0 with 31 rule applications. Total rules 31 place count 153 transition count 209
Iterating global reduction 0 with 31 rules applied. Total rules applied 62 place count 153 transition count 209
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 64 place count 153 transition count 207
Discarding 25 places :
Symmetric choice reduction at 1 with 25 rule applications. Total rules 89 place count 128 transition count 182
Iterating global reduction 1 with 25 rules applied. Total rules applied 114 place count 128 transition count 182
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 1 with 11 rules applied. Total rules applied 125 place count 128 transition count 171
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 139 place count 114 transition count 155
Iterating global reduction 2 with 14 rules applied. Total rules applied 153 place count 114 transition count 155
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 2 with 8 rules applied. Total rules applied 161 place count 114 transition count 147
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 166 place count 109 transition count 141
Iterating global reduction 3 with 5 rules applied. Total rules applied 171 place count 109 transition count 141
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 175 place count 105 transition count 137
Iterating global reduction 3 with 4 rules applied. Total rules applied 179 place count 105 transition count 137
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 183 place count 101 transition count 132
Iterating global reduction 3 with 4 rules applied. Total rules applied 187 place count 101 transition count 132
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 190 place count 101 transition count 129
Discarding 4 places :
Symmetric choice reduction at 4 with 4 rule applications. Total rules 194 place count 97 transition count 125
Iterating global reduction 4 with 4 rules applied. Total rules applied 198 place count 97 transition count 125
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 200 place count 95 transition count 123
Iterating global reduction 4 with 2 rules applied. Total rules applied 202 place count 95 transition count 123
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 203 place count 94 transition count 121
Iterating global reduction 4 with 1 rules applied. Total rules applied 204 place count 94 transition count 121
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 205 place count 93 transition count 120
Iterating global reduction 4 with 1 rules applied. Total rules applied 206 place count 93 transition count 120
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 207 place count 92 transition count 119
Iterating global reduction 4 with 1 rules applied. Total rules applied 208 place count 92 transition count 119
Applied a total of 208 rules in 21 ms. Remains 92 /184 variables (removed 92) and now considering 119/379 (removed 260) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 21 ms. Remains : 92/184 places, 119/379 transitions.
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:39:24] [INFO ] Input system was already deterministic with 119 transitions.
Starting structural reductions in LTL mode, iteration 0 : 184/184 places, 379/379 transitions.
Discarding 32 places :
Symmetric choice reduction at 0 with 32 rule applications. Total rules 32 place count 152 transition count 199
Iterating global reduction 0 with 32 rules applied. Total rules applied 64 place count 152 transition count 199
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 68 place count 152 transition count 195
Discarding 26 places :
Symmetric choice reduction at 1 with 26 rule applications. Total rules 94 place count 126 transition count 169
Iterating global reduction 1 with 26 rules applied. Total rules applied 120 place count 126 transition count 169
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 1 with 12 rules applied. Total rules applied 132 place count 126 transition count 157
Discarding 15 places :
Symmetric choice reduction at 2 with 15 rule applications. Total rules 147 place count 111 transition count 140
Iterating global reduction 2 with 15 rules applied. Total rules applied 162 place count 111 transition count 140
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 2 with 10 rules applied. Total rules applied 172 place count 111 transition count 130
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 177 place count 106 transition count 124
Iterating global reduction 3 with 5 rules applied. Total rules applied 182 place count 106 transition count 124
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 186 place count 102 transition count 120
Iterating global reduction 3 with 4 rules applied. Total rules applied 190 place count 102 transition count 120
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 193 place count 99 transition count 117
Iterating global reduction 3 with 3 rules applied. Total rules applied 196 place count 99 transition count 117
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 198 place count 99 transition count 115
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 201 place count 96 transition count 112
Iterating global reduction 4 with 3 rules applied. Total rules applied 204 place count 96 transition count 112
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 205 place count 95 transition count 111
Iterating global reduction 4 with 1 rules applied. Total rules applied 206 place count 95 transition count 111
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 207 place count 94 transition count 109
Iterating global reduction 4 with 1 rules applied. Total rules applied 208 place count 94 transition count 109
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 209 place count 93 transition count 108
Iterating global reduction 4 with 1 rules applied. Total rules applied 210 place count 93 transition count 108
Applied a total of 210 rules in 6 ms. Remains 93 /184 variables (removed 91) and now considering 108/379 (removed 271) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 93/184 places, 108/379 transitions.
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:39:24] [INFO ] Input system was already deterministic with 108 transitions.
Starting structural reductions in LTL mode, iteration 0 : 184/184 places, 379/379 transitions.
Discarding 30 places :
Symmetric choice reduction at 0 with 30 rule applications. Total rules 30 place count 154 transition count 230
Iterating global reduction 0 with 30 rules applied. Total rules applied 60 place count 154 transition count 230
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 63 place count 154 transition count 227
Discarding 23 places :
Symmetric choice reduction at 1 with 23 rule applications. Total rules 86 place count 131 transition count 204
Iterating global reduction 1 with 23 rules applied. Total rules applied 109 place count 131 transition count 204
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 1 with 8 rules applied. Total rules applied 117 place count 131 transition count 196
Discarding 12 places :
Symmetric choice reduction at 2 with 12 rule applications. Total rules 129 place count 119 transition count 182
Iterating global reduction 2 with 12 rules applied. Total rules applied 141 place count 119 transition count 182
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 2 with 13 rules applied. Total rules applied 154 place count 119 transition count 169
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 158 place count 115 transition count 164
Iterating global reduction 3 with 4 rules applied. Total rules applied 162 place count 115 transition count 164
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 165 place count 112 transition count 161
Iterating global reduction 3 with 3 rules applied. Total rules applied 168 place count 112 transition count 161
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 171 place count 109 transition count 157
Iterating global reduction 3 with 3 rules applied. Total rules applied 174 place count 109 transition count 157
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 177 place count 106 transition count 154
Iterating global reduction 3 with 3 rules applied. Total rules applied 180 place count 106 transition count 154
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 182 place count 104 transition count 152
Iterating global reduction 3 with 2 rules applied. Total rules applied 184 place count 104 transition count 152
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 185 place count 103 transition count 150
Iterating global reduction 3 with 1 rules applied. Total rules applied 186 place count 103 transition count 150
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 187 place count 102 transition count 149
Iterating global reduction 3 with 1 rules applied. Total rules applied 188 place count 102 transition count 149
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 189 place count 101 transition count 148
Iterating global reduction 3 with 1 rules applied. Total rules applied 190 place count 101 transition count 148
Applied a total of 190 rules in 9 ms. Remains 101 /184 variables (removed 83) and now considering 148/379 (removed 231) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 101/184 places, 148/379 transitions.
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:39:24] [INFO ] Input system was already deterministic with 148 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 184/184 places, 379/379 transitions.
Discarding 32 places :
Symmetric choice reduction at 0 with 32 rule applications. Total rules 32 place count 152 transition count 198
Iterating global reduction 0 with 32 rules applied. Total rules applied 64 place count 152 transition count 198
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 66 place count 152 transition count 196
Discarding 27 places :
Symmetric choice reduction at 1 with 27 rule applications. Total rules 93 place count 125 transition count 169
Iterating global reduction 1 with 27 rules applied. Total rules applied 120 place count 125 transition count 169
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 1 with 12 rules applied. Total rules applied 132 place count 125 transition count 157
Discarding 16 places :
Symmetric choice reduction at 2 with 16 rule applications. Total rules 148 place count 109 transition count 139
Iterating global reduction 2 with 16 rules applied. Total rules applied 164 place count 109 transition count 139
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 2 with 10 rules applied. Total rules applied 174 place count 109 transition count 129
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 180 place count 103 transition count 122
Iterating global reduction 3 with 6 rules applied. Total rules applied 186 place count 103 transition count 122
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 191 place count 98 transition count 117
Iterating global reduction 3 with 5 rules applied. Total rules applied 196 place count 98 transition count 117
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 200 place count 94 transition count 112
Iterating global reduction 3 with 4 rules applied. Total rules applied 204 place count 94 transition count 112
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 206 place count 94 transition count 110
Discarding 4 places :
Symmetric choice reduction at 4 with 4 rule applications. Total rules 210 place count 90 transition count 106
Iterating global reduction 4 with 4 rules applied. Total rules applied 214 place count 90 transition count 106
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 215 place count 89 transition count 105
Iterating global reduction 4 with 1 rules applied. Total rules applied 216 place count 89 transition count 105
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 217 place count 88 transition count 103
Iterating global reduction 4 with 1 rules applied. Total rules applied 218 place count 88 transition count 103
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 219 place count 87 transition count 102
Iterating global reduction 4 with 1 rules applied. Total rules applied 220 place count 87 transition count 102
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 221 place count 86 transition count 101
Iterating global reduction 4 with 1 rules applied. Total rules applied 222 place count 86 transition count 101
Applied a total of 222 rules in 28 ms. Remains 86 /184 variables (removed 98) and now considering 101/379 (removed 278) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 28 ms. Remains : 86/184 places, 101/379 transitions.
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 10 ms
[2023-03-19 17:39:24] [INFO ] Input system was already deterministic with 101 transitions.
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 22 ms
[2023-03-19 17:39:24] [INFO ] Flatten gal took : 10 ms
[2023-03-19 17:39:24] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-19 17:39:24] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 184 places, 379 transitions and 1498 arcs took 15 ms.
Total runtime 58422 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT SieveSingleMsgMbox-PT-d1m96
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/376
CTLFireability

FORMULA SieveSingleMsgMbox-PT-d1m96-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d1m96-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d1m96-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d1m96-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d1m96-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d1m96-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d1m96-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679247750707

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/376/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/376/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/376/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 16 (type EXCL) for 15 SieveSingleMsgMbox-PT-d1m96-CTLFireability-06
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-06
lola: result : false
lola: markings : 12
lola: fired transitions : 79
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 13 (type EXCL) for 12 SieveSingleMsgMbox-PT-d1m96-CTLFireability-05
lola: time limit : 225 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 42 (type FNDP) for 0 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 43 (type EQUN) for 0 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 45 (type SRCH) for 0 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 45 (type SRCH) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-00
lola: result : unknown
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/376/CTLFireability-43.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 1 2 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/276 6/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-05 1054744 m, 210948 m/sec, 1360541 t fired, .
42 EF FNDP 5/3600 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 593771 t fired, 83121 attempts, .
43 EF STEQ 5/3600 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 5 secs. Pages in use: 6
# running tasks: 3 of 4 Visible: 14

lola: FINISHED task # 43 (type EQUN) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-00
lola: result : true
lola: CANCELED task # 42 (type FNDP) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 (obsolete)
lola: FINISHED task # 42 (type FNDP) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-00
lola: result : unknown
lola: fired transitions : 639665
lola: tried executions : 89521
lola: time used : 5.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/300 12/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-05 2061437 m, 201338 m/sec, 2704899 t fired, .

Time elapsed: 10 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/300 18/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-05 3117193 m, 211151 m/sec, 4171824 t fired, .

Time elapsed: 15 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/300 24/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-05 4280777 m, 232716 m/sec, 5690742 t fired, .

Time elapsed: 20 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/300 30/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-05 5289331 m, 201710 m/sec, 7061528 t fired, .

Time elapsed: 25 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 13 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 37 (type EXCL) for 36 SieveSingleMsgMbox-PT-d1m96-CTLFireability-14
lola: time limit : 324 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/324 7/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-14 1150533 m, 230106 m/sec, 1491946 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/324 13/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-14 2311284 m, 232150 m/sec, 3027362 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/324 20/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-14 3521524 m, 242048 m/sec, 4691234 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/324 27/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-14 4725662 m, 240827 m/sec, 6273134 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 37 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 31 (type EXCL) for 30 SieveSingleMsgMbox-PT-d1m96-CTLFireability-12
lola: time limit : 354 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-12
lola: result : true
lola: markings : 12
lola: fired transitions : 23
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 SieveSingleMsgMbox-PT-d1m96-CTLFireability-09
lola: time limit : 393 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-09
lola: result : false
lola: markings : 11
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 SieveSingleMsgMbox-PT-d1m96-CTLFireability-08
lola: time limit : 443 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/443 7/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-08 1161615 m, 232323 m/sec, 1506272 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/443 14/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-08 2383932 m, 244463 m/sec, 3129192 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/443 21/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-08 3588464 m, 240906 m/sec, 4778690 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/443 27/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-08 4791653 m, 240637 m/sec, 6357771 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 22 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 10 (type EXCL) for 9 SieveSingleMsgMbox-PT-d1m96-CTLFireability-04
lola: time limit : 502 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/502 6/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-04 954434 m, 190886 m/sec, 2188006 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/502 11/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-04 1930365 m, 195186 m/sec, 4460591 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/502 17/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-04 2876467 m, 189220 m/sec, 6685661 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/502 22/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-04 3844437 m, 193594 m/sec, 8958876 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/502 27/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-04 4754647 m, 182042 m/sec, 11066095 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 10 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 7 (type EXCL) for 6 SieveSingleMsgMbox-PT-d1m96-CTLFireability-02
lola: time limit : 581 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-02
lola: result : true
lola: markings : 12
lola: fired transitions : 36
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 SieveSingleMsgMbox-PT-d1m96-CTLFireability-13
lola: time limit : 698 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-13
lola: result : false
lola: markings : 57
lola: fired transitions : 60
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 SieveSingleMsgMbox-PT-d1m96-CTLFireability-07
lola: time limit : 872 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-07
lola: result : true
lola: markings : 1037
lola: fired transitions : 1283
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 SieveSingleMsgMbox-PT-d1m96-CTLFireability-15
lola: time limit : 1163 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/1163 5/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-15 770506 m, 154101 m/sec, 2648289 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/1163 9/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-15 1545932 m, 155085 m/sec, 5344575 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 15/1163 13/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-15 2327394 m, 156292 m/sec, 8011535 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 20/1163 18/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-15 3044785 m, 143478 m/sec, 10546543 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 25/1163 22/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-15 3817727 m, 154588 m/sec, 13219793 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 30/1163 26/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-15 4590077 m, 154470 m/sec, 15878982 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 35/1163 31/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-15 5356399 m, 153264 m/sec, 18565497 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 40 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 28 (type EXCL) for 27 SieveSingleMsgMbox-PT-d1m96-CTLFireability-10
lola: time limit : 1725 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-10
lola: result : true
lola: markings : 12
lola: fired transitions : 24
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 SieveSingleMsgMbox-PT-d1m96-CTLFireability-01
lola: time limit : 3450 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/3450 6/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-01 920402 m, 184080 m/sec, 2109312 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/3450 11/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-01 1872434 m, 190406 m/sec, 4330089 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/3450 16/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-01 2809696 m, 187452 m/sec, 6530362 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/3450 21/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-01 3756652 m, 189391 m/sec, 8755130 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/3450 27/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-01 4693246 m, 187318 m/sec, 10925428 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/3450 32/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-01 5613358 m, 184022 m/sec, 13127829 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 4 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: Portfolio finished: no open tasks 14

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF true state equation
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL unknown AGGR
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL unknown AGGR
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL unknown AGGR
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL unknown AGGR
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL unknown AGGR
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL unknown AGGR


Time elapsed: 185 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SieveSingleMsgMbox-PT-d1m96"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is SieveSingleMsgMbox-PT-d1m96, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r423-tajo-167905976700442"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SieveSingleMsgMbox-PT-d1m96.tgz
mv SieveSingleMsgMbox-PT-d1m96 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;