Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r423-tajo-167905976500306.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
....................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ShieldRVt-PT-040A, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r423-tajo-167905976500306
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 528K
-rw-r--r-- 1 mcc users 7.3K Feb 26 00:00 CTLCardinality.txt
-rw-r--r-- 1 mcc users 80K Feb 26 00:00 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.6K Feb 25 23:27 CTLFireability.txt
-rw-r--r-- 1 mcc users 39K Feb 25 23:27 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 17:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 17:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 17:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 00:30 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 117K Feb 26 00:30 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 26 00:11 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 26 00:11 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 109K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-00
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-01
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-02
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-03
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-04
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-05
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-06
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-07
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-08
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-09
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-10
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-11
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-12
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-13
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-14
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679245814967

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ShieldRVt-PT-040A
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 17:10:17] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 17:10:17] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 17:10:17] [INFO ] Load time of PNML (sax parser for PT used): 113 ms
[2023-03-19 17:10:17] [INFO ] Transformed 323 places.
[2023-03-19 17:10:17] [INFO ] Transformed 323 transitions.
[2023-03-19 17:10:17] [INFO ] Found NUPN structural information;
[2023-03-19 17:10:17] [INFO ] Parsed PT model containing 323 places and 323 transitions and 1366 arcs in 253 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 15 ms.
Ensure Unique test removed 1 transitions
Reduce redundant transitions removed 1 transitions.
Support contains 111 out of 323 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 323/323 places, 322/322 transitions.
Applied a total of 0 rules in 66 ms. Remains 323 /323 variables (removed 0) and now considering 322/322 (removed 0) transitions.
// Phase 1: matrix 322 rows 323 cols
[2023-03-19 17:10:17] [INFO ] Computed 161 place invariants in 12 ms
[2023-03-19 17:10:18] [INFO ] Implicit Places using invariants in 403 ms returned []
[2023-03-19 17:10:18] [INFO ] Invariant cache hit.
[2023-03-19 17:10:18] [INFO ] Implicit Places using invariants and state equation in 416 ms returned []
Implicit Place search using SMT with State Equation took 866 ms to find 0 implicit places.
[2023-03-19 17:10:18] [INFO ] Invariant cache hit.
[2023-03-19 17:10:18] [INFO ] Dead Transitions using invariants and state equation in 301 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1236 ms. Remains : 323/323 places, 322/322 transitions.
Support contains 111 out of 323 places after structural reductions.
[2023-03-19 17:10:19] [INFO ] Flatten gal took : 83 ms
[2023-03-19 17:10:19] [INFO ] Flatten gal took : 93 ms
[2023-03-19 17:10:19] [INFO ] Input system was already deterministic with 322 transitions.
Support contains 109 out of 323 places (down from 111) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 470 ms. (steps per millisecond=21 ) properties (out of 59) seen :21
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 38) seen :0
Running SMT prover for 38 properties.
[2023-03-19 17:10:20] [INFO ] Invariant cache hit.
[2023-03-19 17:10:20] [INFO ] [Real]Absence check using 161 positive place invariants in 31 ms returned sat
[2023-03-19 17:10:20] [INFO ] After 637ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:38
[2023-03-19 17:10:21] [INFO ] [Nat]Absence check using 161 positive place invariants in 51 ms returned sat
[2023-03-19 17:10:22] [INFO ] After 1048ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :38
[2023-03-19 17:10:24] [INFO ] After 2474ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :38
Attempting to minimize the solution found.
Minimization took 744 ms.
[2023-03-19 17:10:24] [INFO ] After 3805ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :38
Parikh walk visited 0 properties in 1327 ms.
Support contains 73 out of 323 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 323/323 places, 322/322 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 322 transition count 321
Partial Free-agglomeration rule applied 21 times.
Drop transitions removed 21 transitions
Iterating global reduction 0 with 21 rules applied. Total rules applied 23 place count 322 transition count 321
Drop transitions removed 21 transitions
Redundant transition composition rules discarded 21 transitions
Iterating global reduction 0 with 21 rules applied. Total rules applied 44 place count 322 transition count 300
Applied a total of 44 rules in 50 ms. Remains 322 /323 variables (removed 1) and now considering 300/322 (removed 22) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 50 ms. Remains : 322/323 places, 300/322 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 426 ms. (steps per millisecond=23 ) properties (out of 38) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 37) seen :0
Interrupted probabilistic random walk after 456982 steps, run timeout after 3001 ms. (steps per millisecond=152 ) properties seen :{0=1, 1=1, 2=1, 3=1, 4=1, 5=1, 6=1, 7=1, 8=1, 9=1, 10=1, 11=1, 12=1, 13=1, 14=1, 15=1, 16=1, 17=1, 18=1, 19=1, 20=1, 21=1, 23=1, 24=1, 25=1, 26=1, 27=1, 28=1, 29=1, 30=1, 31=1, 32=1, 33=1, 34=1, 35=1, 36=1}
Probabilistic random walk after 456982 steps, saw 443716 distinct states, run finished after 3003 ms. (steps per millisecond=152 ) properties seen :36
Running SMT prover for 1 properties.
// Phase 1: matrix 300 rows 322 cols
[2023-03-19 17:10:29] [INFO ] Computed 161 place invariants in 19 ms
[2023-03-19 17:10:29] [INFO ] After 122ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:10:30] [INFO ] [Nat]Absence check using 161 positive place invariants in 18 ms returned sat
[2023-03-19 17:10:30] [INFO ] After 214ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:10:30] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-19 17:10:30] [INFO ] After 42ms SMT Verify possible using 2 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-19 17:10:30] [INFO ] After 65ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 15 ms.
[2023-03-19 17:10:30] [INFO ] After 395ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 4 ms.
Support contains 13 out of 322 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 322/322 places, 300/300 transitions.
Partial Free-agglomeration rule applied 15 times.
Drop transitions removed 15 transitions
Iterating global reduction 0 with 15 rules applied. Total rules applied 15 place count 322 transition count 300
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 322 transition count 285
Applied a total of 30 rules in 39 ms. Remains 322 /322 variables (removed 0) and now considering 285/300 (removed 15) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 39 ms. Remains : 322/322 places, 285/300 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 605882 steps, run timeout after 3001 ms. (steps per millisecond=201 ) properties seen :{}
Probabilistic random walk after 605882 steps, saw 589142 distinct states, run finished after 3002 ms. (steps per millisecond=201 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 285 rows 322 cols
[2023-03-19 17:10:33] [INFO ] Computed 161 place invariants in 69 ms
[2023-03-19 17:10:33] [INFO ] After 114ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:10:33] [INFO ] [Nat]Absence check using 161 positive place invariants in 22 ms returned sat
[2023-03-19 17:10:33] [INFO ] After 120ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:10:33] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-19 17:10:33] [INFO ] After 20ms SMT Verify possible using 2 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-19 17:10:33] [INFO ] After 42ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 17 ms.
[2023-03-19 17:10:33] [INFO ] After 284ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 5 ms.
Support contains 13 out of 322 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 322/322 places, 285/285 transitions.
Applied a total of 0 rules in 14 ms. Remains 322 /322 variables (removed 0) and now considering 285/285 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 14 ms. Remains : 322/322 places, 285/285 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 322/322 places, 285/285 transitions.
Applied a total of 0 rules in 8 ms. Remains 322 /322 variables (removed 0) and now considering 285/285 (removed 0) transitions.
[2023-03-19 17:10:33] [INFO ] Invariant cache hit.
[2023-03-19 17:10:34] [INFO ] Implicit Places using invariants in 161 ms returned [315]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 177 ms to find 1 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 321/322 places, 285/285 transitions.
Applied a total of 0 rules in 11 ms. Remains 321 /321 variables (removed 0) and now considering 285/285 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 2 iterations and 196 ms. Remains : 321/322 places, 285/285 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 54 ms. (steps per millisecond=185 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 627970 steps, run timeout after 3001 ms. (steps per millisecond=209 ) properties seen :{}
Probabilistic random walk after 627970 steps, saw 610645 distinct states, run finished after 3002 ms. (steps per millisecond=209 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 285 rows 321 cols
[2023-03-19 17:10:37] [INFO ] Computed 160 place invariants in 4 ms
[2023-03-19 17:10:37] [INFO ] After 86ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:10:37] [INFO ] [Nat]Absence check using 160 positive place invariants in 32 ms returned sat
[2023-03-19 17:10:37] [INFO ] After 153ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:10:37] [INFO ] After 187ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 37 ms.
[2023-03-19 17:10:37] [INFO ] After 353ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 8 ms.
Support contains 13 out of 321 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 321/321 places, 285/285 transitions.
Applied a total of 0 rules in 13 ms. Remains 321 /321 variables (removed 0) and now considering 285/285 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 13 ms. Remains : 321/321 places, 285/285 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 321/321 places, 285/285 transitions.
Applied a total of 0 rules in 11 ms. Remains 321 /321 variables (removed 0) and now considering 285/285 (removed 0) transitions.
[2023-03-19 17:10:37] [INFO ] Invariant cache hit.
[2023-03-19 17:10:37] [INFO ] Implicit Places using invariants in 183 ms returned []
[2023-03-19 17:10:37] [INFO ] Invariant cache hit.
[2023-03-19 17:10:38] [INFO ] Implicit Places using invariants and state equation in 252 ms returned []
Implicit Place search using SMT with State Equation took 442 ms to find 0 implicit places.
[2023-03-19 17:10:38] [INFO ] Redundant transitions in 13 ms returned []
[2023-03-19 17:10:38] [INFO ] Invariant cache hit.
[2023-03-19 17:10:38] [INFO ] Dead Transitions using invariants and state equation in 183 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 657 ms. Remains : 321/321 places, 285/285 transitions.
Applied a total of 0 rules in 8 ms. Remains 321 /321 variables (removed 0) and now considering 285/285 (removed 0) transitions.
Running SMT prover for 1 properties.
[2023-03-19 17:10:38] [INFO ] Invariant cache hit.
[2023-03-19 17:10:38] [INFO ] After 156ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:10:38] [INFO ] [Nat]Absence check using 160 positive place invariants in 18 ms returned sat
[2023-03-19 17:10:38] [INFO ] After 130ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:10:38] [INFO ] After 168ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 19 ms.
[2023-03-19 17:10:38] [INFO ] After 273ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
[2023-03-19 17:10:38] [INFO ] Flatten gal took : 37 ms
[2023-03-19 17:10:38] [INFO ] Flatten gal took : 22 ms
[2023-03-19 17:10:38] [INFO ] Input system was already deterministic with 322 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 323/323 places, 322/322 transitions.
Applied a total of 0 rules in 3 ms. Remains 323 /323 variables (removed 0) and now considering 322/322 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 323/323 places, 322/322 transitions.
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 20 ms
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 17 ms
[2023-03-19 17:10:39] [INFO ] Input system was already deterministic with 322 transitions.
Starting structural reductions in LTL mode, iteration 0 : 323/323 places, 322/322 transitions.
Applied a total of 0 rules in 3 ms. Remains 323 /323 variables (removed 0) and now considering 322/322 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 323/323 places, 322/322 transitions.
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 32 ms
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 25 ms
[2023-03-19 17:10:39] [INFO ] Input system was already deterministic with 322 transitions.
Starting structural reductions in LTL mode, iteration 0 : 323/323 places, 322/322 transitions.
Applied a total of 0 rules in 3 ms. Remains 323 /323 variables (removed 0) and now considering 322/322 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 323/323 places, 322/322 transitions.
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 13 ms
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 14 ms
[2023-03-19 17:10:39] [INFO ] Input system was already deterministic with 322 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 323/323 places, 322/322 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 322 transition count 321
Applied a total of 2 rules in 15 ms. Remains 322 /323 variables (removed 1) and now considering 321/322 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 15 ms. Remains : 322/323 places, 321/322 transitions.
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 12 ms
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 12 ms
[2023-03-19 17:10:39] [INFO ] Input system was already deterministic with 321 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 323/323 places, 322/322 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 322 transition count 321
Applied a total of 2 rules in 13 ms. Remains 322 /323 variables (removed 1) and now considering 321/322 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 322/323 places, 321/322 transitions.
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 11 ms
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 12 ms
[2023-03-19 17:10:39] [INFO ] Input system was already deterministic with 321 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 323/323 places, 322/322 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 322 transition count 321
Applied a total of 2 rules in 13 ms. Remains 322 /323 variables (removed 1) and now considering 321/322 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 322/323 places, 321/322 transitions.
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 11 ms
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 11 ms
[2023-03-19 17:10:39] [INFO ] Input system was already deterministic with 321 transitions.
Finished random walk after 224 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=112 )
FORMULA ShieldRVt-PT-040A-CTLFireability-05 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 323/323 places, 322/322 transitions.
Applied a total of 0 rules in 2 ms. Remains 323 /323 variables (removed 0) and now considering 322/322 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 323/323 places, 322/322 transitions.
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 11 ms
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 12 ms
[2023-03-19 17:10:39] [INFO ] Input system was already deterministic with 322 transitions.
Starting structural reductions in LTL mode, iteration 0 : 323/323 places, 322/322 transitions.
Applied a total of 0 rules in 2 ms. Remains 323 /323 variables (removed 0) and now considering 322/322 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 323/323 places, 322/322 transitions.
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 11 ms
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 11 ms
[2023-03-19 17:10:39] [INFO ] Input system was already deterministic with 322 transitions.
Starting structural reductions in LTL mode, iteration 0 : 323/323 places, 322/322 transitions.
Applied a total of 0 rules in 3 ms. Remains 323 /323 variables (removed 0) and now considering 322/322 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 323/323 places, 322/322 transitions.
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 9 ms
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 10 ms
[2023-03-19 17:10:39] [INFO ] Input system was already deterministic with 322 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 323/323 places, 322/322 transitions.
Reduce places removed 1 places and 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 320 transition count 320
Applied a total of 3 rules in 13 ms. Remains 320 /323 variables (removed 3) and now considering 320/322 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 320/323 places, 320/322 transitions.
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 8 ms
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 8 ms
[2023-03-19 17:10:39] [INFO ] Input system was already deterministic with 320 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 1) seen :0
Finished probabilistic random walk after 998 steps, run visited all 1 properties in 8 ms. (steps per millisecond=124 )
Probabilistic random walk after 998 steps, saw 931 distinct states, run finished after 9 ms. (steps per millisecond=110 ) properties seen :1
FORMULA ShieldRVt-PT-040A-CTLFireability-09 TRUE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
Starting structural reductions in LTL mode, iteration 0 : 323/323 places, 322/322 transitions.
Applied a total of 0 rules in 2 ms. Remains 323 /323 variables (removed 0) and now considering 322/322 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 323/323 places, 322/322 transitions.
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 10 ms
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 10 ms
[2023-03-19 17:10:39] [INFO ] Input system was already deterministic with 322 transitions.
Starting structural reductions in LTL mode, iteration 0 : 323/323 places, 322/322 transitions.
Applied a total of 0 rules in 3 ms. Remains 323 /323 variables (removed 0) and now considering 322/322 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 323/323 places, 322/322 transitions.
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 9 ms
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 10 ms
[2023-03-19 17:10:39] [INFO ] Input system was already deterministic with 322 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 323/323 places, 322/322 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 322 transition count 321
Applied a total of 2 rules in 10 ms. Remains 322 /323 variables (removed 1) and now considering 321/322 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 322/323 places, 321/322 transitions.
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 10 ms
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 10 ms
[2023-03-19 17:10:39] [INFO ] Input system was already deterministic with 321 transitions.
Starting structural reductions in LTL mode, iteration 0 : 323/323 places, 322/322 transitions.
Applied a total of 0 rules in 2 ms. Remains 323 /323 variables (removed 0) and now considering 322/322 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 323/323 places, 322/322 transitions.
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 10 ms
[2023-03-19 17:10:39] [INFO ] Flatten gal took : 10 ms
[2023-03-19 17:10:40] [INFO ] Input system was already deterministic with 322 transitions.
Starting structural reductions in LTL mode, iteration 0 : 323/323 places, 322/322 transitions.
Applied a total of 0 rules in 3 ms. Remains 323 /323 variables (removed 0) and now considering 322/322 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 323/323 places, 322/322 transitions.
[2023-03-19 17:10:40] [INFO ] Flatten gal took : 9 ms
[2023-03-19 17:10:40] [INFO ] Flatten gal took : 9 ms
[2023-03-19 17:10:40] [INFO ] Input system was already deterministic with 322 transitions.
Starting structural reductions in LTL mode, iteration 0 : 323/323 places, 322/322 transitions.
Applied a total of 0 rules in 2 ms. Remains 323 /323 variables (removed 0) and now considering 322/322 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 323/323 places, 322/322 transitions.
[2023-03-19 17:10:40] [INFO ] Flatten gal took : 9 ms
[2023-03-19 17:10:40] [INFO ] Flatten gal took : 9 ms
[2023-03-19 17:10:40] [INFO ] Input system was already deterministic with 322 transitions.
[2023-03-19 17:10:40] [INFO ] Flatten gal took : 10 ms
[2023-03-19 17:10:40] [INFO ] Flatten gal took : 9 ms
[2023-03-19 17:10:40] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-19 17:10:40] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 323 places, 322 transitions and 1364 arcs took 1 ms.
Total runtime 22879 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ShieldRVt-PT-040A
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

BK_STOP 1679246012863

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 46 (type EXCL) for 45 ShieldRVt-PT-040A-CTLFireability-13
lola: time limit : 180 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/211 2/32 ShieldRVt-PT-040A-CTLFireability-13 194911 m, 38982 m/sec, 1047079 t fired, .

Time elapsed: 5 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 10/211 3/32 ShieldRVt-PT-040A-CTLFireability-13 410517 m, 43121 m/sec, 2204584 t fired, .

Time elapsed: 10 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 15/211 4/32 ShieldRVt-PT-040A-CTLFireability-13 639309 m, 45758 m/sec, 3439878 t fired, .

Time elapsed: 15 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 20/211 6/32 ShieldRVt-PT-040A-CTLFireability-13 868742 m, 45886 m/sec, 4680059 t fired, .

Time elapsed: 20 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 25/211 7/32 ShieldRVt-PT-040A-CTLFireability-13 1097453 m, 45742 m/sec, 5911209 t fired, .

Time elapsed: 25 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 30/211 9/32 ShieldRVt-PT-040A-CTLFireability-13 1331805 m, 46870 m/sec, 7180738 t fired, .

Time elapsed: 30 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 35/211 10/32 ShieldRVt-PT-040A-CTLFireability-13 1560461 m, 45731 m/sec, 8415208 t fired, .

Time elapsed: 35 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 40/211 11/32 ShieldRVt-PT-040A-CTLFireability-13 1797097 m, 47327 m/sec, 9687055 t fired, .

Time elapsed: 40 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 45/211 13/32 ShieldRVt-PT-040A-CTLFireability-13 2009836 m, 42547 m/sec, 10838955 t fired, .

Time elapsed: 45 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 50/211 14/32 ShieldRVt-PT-040A-CTLFireability-13 2227482 m, 43529 m/sec, 12011462 t fired, .

Time elapsed: 50 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 55/211 15/32 ShieldRVt-PT-040A-CTLFireability-13 2446573 m, 43818 m/sec, 13193283 t fired, .

Time elapsed: 55 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 60/211 17/32 ShieldRVt-PT-040A-CTLFireability-13 2670328 m, 44751 m/sec, 14402189 t fired, .

Time elapsed: 60 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 65/211 18/32 ShieldRVt-PT-040A-CTLFireability-13 2888820 m, 43698 m/sec, 15586159 t fired, .

Time elapsed: 65 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 70/211 19/32 ShieldRVt-PT-040A-CTLFireability-13 3104207 m, 43077 m/sec, 16743051 t fired, .

Time elapsed: 70 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 75/211 21/32 ShieldRVt-PT-040A-CTLFireability-13 3319069 m, 42972 m/sec, 17901047 t fired, .

Time elapsed: 75 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 80/211 22/32 ShieldRVt-PT-040A-CTLFireability-13 3537297 m, 43645 m/sec, 19079564 t fired, .

Time elapsed: 80 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 85/211 23/32 ShieldRVt-PT-040A-CTLFireability-13 3762127 m, 44966 m/sec, 20294855 t fired, .

Time elapsed: 85 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 90/211 25/32 ShieldRVt-PT-040A-CTLFireability-13 3982494 m, 44073 m/sec, 21486290 t fired, .

Time elapsed: 90 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 95/211 26/32 ShieldRVt-PT-040A-CTLFireability-13 4194747 m, 42450 m/sec, 22633420 t fired, .

Time elapsed: 95 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 100/211 27/32 ShieldRVt-PT-040A-CTLFireability-13 4415467 m, 44144 m/sec, 23827103 t fired, .

Time elapsed: 100 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 105/211 29/32 ShieldRVt-PT-040A-CTLFireability-13 4656048 m, 48116 m/sec, 25121634 t fired, .

Time elapsed: 105 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 110/211 30/32 ShieldRVt-PT-040A-CTLFireability-13 4900602 m, 48910 m/sec, 26440364 t fired, .

Time elapsed: 110 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 115/211 31/32 ShieldRVt-PT-040A-CTLFireability-13 5131476 m, 46174 m/sec, 27691090 t fired, .

Time elapsed: 115 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 46 (type EXCL) for ShieldRVt-PT-040A-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 52 (type EXCL) for 51 ShieldRVt-PT-040A-CTLFireability-15
lola: time limit : 217 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 5/217 7/32 ShieldRVt-PT-040A-CTLFireability-15 1057934 m, 211586 m/sec, 1162959 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 10/217 14/32 ShieldRVt-PT-040A-CTLFireability-15 2186480 m, 225709 m/sec, 2404317 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 15/217 20/32 ShieldRVt-PT-040A-CTLFireability-15 3288674 m, 220438 m/sec, 3617858 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 21/217 24/32 ShieldRVt-PT-040A-CTLFireability-15 3943299 m, 130925 m/sec, 4337654 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 26/217 28/32 ShieldRVt-PT-040A-CTLFireability-15 4567929 m, 124926 m/sec, 5025595 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 31/217 31/32 ShieldRVt-PT-040A-CTLFireability-15 5039721 m, 94358 m/sec, 5545094 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 52 (type EXCL) for ShieldRVt-PT-040A-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 49 (type EXCL) for 48 ShieldRVt-PT-040A-CTLFireability-14
lola: time limit : 229 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 5/229 9/32 ShieldRVt-PT-040A-CTLFireability-14 1368197 m, 273639 m/sec, 1505191 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 10/229 14/32 ShieldRVt-PT-040A-CTLFireability-14 2230145 m, 172389 m/sec, 2453134 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 15/229 20/32 ShieldRVt-PT-040A-CTLFireability-14 3158879 m, 185746 m/sec, 3475973 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 539 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVt-PT-040A"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ShieldRVt-PT-040A, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r423-tajo-167905976500306"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVt-PT-040A.tgz
mv ShieldRVt-PT-040A execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;