fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r423-tajo-167905976500274
Last Updated
May 14, 2023

About the Execution of LoLa+red for ShieldRVt-PT-020A

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16222.523 228850.00 240828.00 5121.10 ??T?T?F????????F normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r423-tajo-167905976500274.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ShieldRVt-PT-020A, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r423-tajo-167905976500274
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 488K
-rw-r--r-- 1 mcc users 7.7K Feb 25 23:37 CTLCardinality.txt
-rw-r--r-- 1 mcc users 88K Feb 25 23:37 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.0K Feb 25 23:17 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Feb 25 23:17 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 17:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 17:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 17:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.7K Feb 25 23:56 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 103K Feb 25 23:56 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.2K Feb 25 23:46 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 25 23:46 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 54K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVt-PT-020A-CTLFireability-00
FORMULA_NAME ShieldRVt-PT-020A-CTLFireability-01
FORMULA_NAME ShieldRVt-PT-020A-CTLFireability-02
FORMULA_NAME ShieldRVt-PT-020A-CTLFireability-03
FORMULA_NAME ShieldRVt-PT-020A-CTLFireability-04
FORMULA_NAME ShieldRVt-PT-020A-CTLFireability-05
FORMULA_NAME ShieldRVt-PT-020A-CTLFireability-06
FORMULA_NAME ShieldRVt-PT-020A-CTLFireability-07
FORMULA_NAME ShieldRVt-PT-020A-CTLFireability-08
FORMULA_NAME ShieldRVt-PT-020A-CTLFireability-09
FORMULA_NAME ShieldRVt-PT-020A-CTLFireability-10
FORMULA_NAME ShieldRVt-PT-020A-CTLFireability-11
FORMULA_NAME ShieldRVt-PT-020A-CTLFireability-12
FORMULA_NAME ShieldRVt-PT-020A-CTLFireability-13
FORMULA_NAME ShieldRVt-PT-020A-CTLFireability-14
FORMULA_NAME ShieldRVt-PT-020A-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679245361583

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ShieldRVt-PT-020A
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 17:02:43] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 17:02:43] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 17:02:43] [INFO ] Load time of PNML (sax parser for PT used): 43 ms
[2023-03-19 17:02:43] [INFO ] Transformed 163 places.
[2023-03-19 17:02:43] [INFO ] Transformed 163 transitions.
[2023-03-19 17:02:43] [INFO ] Found NUPN structural information;
[2023-03-19 17:02:43] [INFO ] Parsed PT model containing 163 places and 163 transitions and 686 arcs in 117 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Ensure Unique test removed 1 transitions
Reduce redundant transitions removed 1 transitions.
Support contains 105 out of 163 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 163/163 places, 162/162 transitions.
Applied a total of 0 rules in 13 ms. Remains 163 /163 variables (removed 0) and now considering 162/162 (removed 0) transitions.
// Phase 1: matrix 162 rows 163 cols
[2023-03-19 17:02:43] [INFO ] Computed 81 place invariants in 12 ms
[2023-03-19 17:02:43] [INFO ] Implicit Places using invariants in 243 ms returned []
[2023-03-19 17:02:43] [INFO ] Invariant cache hit.
[2023-03-19 17:02:43] [INFO ] Implicit Places using invariants and state equation in 137 ms returned []
Implicit Place search using SMT with State Equation took 408 ms to find 0 implicit places.
[2023-03-19 17:02:43] [INFO ] Invariant cache hit.
[2023-03-19 17:02:43] [INFO ] Dead Transitions using invariants and state equation in 98 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 522 ms. Remains : 163/163 places, 162/162 transitions.
Support contains 105 out of 163 places after structural reductions.
[2023-03-19 17:02:44] [INFO ] Flatten gal took : 38 ms
[2023-03-19 17:02:44] [INFO ] Flatten gal took : 17 ms
[2023-03-19 17:02:44] [INFO ] Input system was already deterministic with 162 transitions.
Support contains 103 out of 163 places (down from 105) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 549 ms. (steps per millisecond=18 ) properties (out of 65) seen :40
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 25) seen :0
Running SMT prover for 25 properties.
[2023-03-19 17:02:44] [INFO ] Invariant cache hit.
[2023-03-19 17:02:45] [INFO ] [Real]Absence check using 81 positive place invariants in 8 ms returned sat
[2023-03-19 17:02:45] [INFO ] After 436ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:25
[2023-03-19 17:02:45] [INFO ] [Nat]Absence check using 81 positive place invariants in 13 ms returned sat
[2023-03-19 17:02:46] [INFO ] After 300ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :25
[2023-03-19 17:02:46] [INFO ] After 671ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :25
Attempting to minimize the solution found.
Minimization took 218 ms.
[2023-03-19 17:02:46] [INFO ] After 1142ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :25
Parikh walk visited 8 properties in 311 ms.
Support contains 32 out of 163 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 163/163 places, 162/162 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 162 transition count 161
Partial Free-agglomeration rule applied 13 times.
Drop transitions removed 13 transitions
Iterating global reduction 0 with 13 rules applied. Total rules applied 15 place count 162 transition count 161
Drop transitions removed 13 transitions
Redundant transition composition rules discarded 13 transitions
Iterating global reduction 0 with 13 rules applied. Total rules applied 28 place count 162 transition count 148
Applied a total of 28 rules in 36 ms. Remains 162 /163 variables (removed 1) and now considering 148/162 (removed 14) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 36 ms. Remains : 162/163 places, 148/162 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 281 ms. (steps per millisecond=35 ) properties (out of 17) seen :7
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 10) seen :2
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 8) seen :2
Running SMT prover for 6 properties.
// Phase 1: matrix 148 rows 162 cols
[2023-03-19 17:02:47] [INFO ] Computed 81 place invariants in 3 ms
[2023-03-19 17:02:47] [INFO ] [Real]Absence check using 81 positive place invariants in 12 ms returned sat
[2023-03-19 17:02:47] [INFO ] After 210ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:6
[2023-03-19 17:02:47] [INFO ] [Nat]Absence check using 81 positive place invariants in 10 ms returned sat
[2023-03-19 17:02:47] [INFO ] After 93ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :6
[2023-03-19 17:02:47] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-19 17:02:47] [INFO ] After 36ms SMT Verify possible using 2 Read/Feed constraints in natural domain returned unsat :0 sat :6
[2023-03-19 17:02:47] [INFO ] After 91ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :6
Attempting to minimize the solution found.
Minimization took 40 ms.
[2023-03-19 17:02:48] [INFO ] After 318ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :6
Finished Parikh walk after 105 steps, including 0 resets, run visited all 6 properties in 3 ms. (steps per millisecond=35 )
Parikh walk visited 6 properties in 11 ms.
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 10 ms
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 10 ms
[2023-03-19 17:02:48] [INFO ] Input system was already deterministic with 162 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 163/163 places, 162/162 transitions.
Applied a total of 0 rules in 3 ms. Remains 163 /163 variables (removed 0) and now considering 162/162 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 163/163 places, 162/162 transitions.
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 11 ms
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 10 ms
[2023-03-19 17:02:48] [INFO ] Input system was already deterministic with 162 transitions.
Starting structural reductions in LTL mode, iteration 0 : 163/163 places, 162/162 transitions.
Applied a total of 0 rules in 3 ms. Remains 163 /163 variables (removed 0) and now considering 162/162 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 163/163 places, 162/162 transitions.
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 9 ms
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 9 ms
[2023-03-19 17:02:48] [INFO ] Input system was already deterministic with 162 transitions.
Starting structural reductions in LTL mode, iteration 0 : 163/163 places, 162/162 transitions.
Applied a total of 0 rules in 8 ms. Remains 163 /163 variables (removed 0) and now considering 162/162 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 163/163 places, 162/162 transitions.
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 9 ms
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 9 ms
[2023-03-19 17:02:48] [INFO ] Input system was already deterministic with 162 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 163/163 places, 162/162 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 162 transition count 161
Applied a total of 2 rules in 12 ms. Remains 162 /163 variables (removed 1) and now considering 161/162 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12 ms. Remains : 162/163 places, 161/162 transitions.
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 9 ms
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 9 ms
[2023-03-19 17:02:48] [INFO ] Input system was already deterministic with 161 transitions.
Starting structural reductions in LTL mode, iteration 0 : 163/163 places, 162/162 transitions.
Applied a total of 0 rules in 2 ms. Remains 163 /163 variables (removed 0) and now considering 162/162 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 163/163 places, 162/162 transitions.
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 7 ms
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 7 ms
[2023-03-19 17:02:48] [INFO ] Input system was already deterministic with 162 transitions.
Starting structural reductions in LTL mode, iteration 0 : 163/163 places, 162/162 transitions.
Applied a total of 0 rules in 4 ms. Remains 163 /163 variables (removed 0) and now considering 162/162 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 163/163 places, 162/162 transitions.
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 7 ms
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 7 ms
[2023-03-19 17:02:48] [INFO ] Input system was already deterministic with 162 transitions.
Starting structural reductions in LTL mode, iteration 0 : 163/163 places, 162/162 transitions.
Applied a total of 0 rules in 2 ms. Remains 163 /163 variables (removed 0) and now considering 162/162 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 163/163 places, 162/162 transitions.
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:02:48] [INFO ] Input system was already deterministic with 162 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 163/163 places, 162/162 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 162 transition count 161
Applied a total of 2 rules in 10 ms. Remains 162 /163 variables (removed 1) and now considering 161/162 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 162/163 places, 161/162 transitions.
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:02:48] [INFO ] Input system was already deterministic with 161 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 163/163 places, 162/162 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 162 transition count 161
Applied a total of 2 rules in 10 ms. Remains 162 /163 variables (removed 1) and now considering 161/162 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 162/163 places, 161/162 transitions.
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:02:48] [INFO ] Input system was already deterministic with 161 transitions.
Starting structural reductions in LTL mode, iteration 0 : 163/163 places, 162/162 transitions.
Applied a total of 0 rules in 2 ms. Remains 163 /163 variables (removed 0) and now considering 162/162 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 163/163 places, 162/162 transitions.
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 7 ms
[2023-03-19 17:02:48] [INFO ] Input system was already deterministic with 162 transitions.
Starting structural reductions in LTL mode, iteration 0 : 163/163 places, 162/162 transitions.
Applied a total of 0 rules in 1 ms. Remains 163 /163 variables (removed 0) and now considering 162/162 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 163/163 places, 162/162 transitions.
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 7 ms
[2023-03-19 17:02:48] [INFO ] Input system was already deterministic with 162 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 163/163 places, 162/162 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 162 transition count 161
Applied a total of 2 rules in 9 ms. Remains 162 /163 variables (removed 1) and now considering 161/162 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9 ms. Remains : 162/163 places, 161/162 transitions.
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:02:48] [INFO ] Input system was already deterministic with 161 transitions.
Starting structural reductions in LTL mode, iteration 0 : 163/163 places, 162/162 transitions.
Applied a total of 0 rules in 3 ms. Remains 163 /163 variables (removed 0) and now considering 162/162 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 163/163 places, 162/162 transitions.
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:02:48] [INFO ] Input system was already deterministic with 162 transitions.
Starting structural reductions in LTL mode, iteration 0 : 163/163 places, 162/162 transitions.
Applied a total of 0 rules in 1 ms. Remains 163 /163 variables (removed 0) and now considering 162/162 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 163/163 places, 162/162 transitions.
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 5 ms
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 5 ms
[2023-03-19 17:02:48] [INFO ] Input system was already deterministic with 162 transitions.
Starting structural reductions in LTL mode, iteration 0 : 163/163 places, 162/162 transitions.
Applied a total of 0 rules in 1 ms. Remains 163 /163 variables (removed 0) and now considering 162/162 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 163/163 places, 162/162 transitions.
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 5 ms
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 5 ms
[2023-03-19 17:02:48] [INFO ] Input system was already deterministic with 162 transitions.
Starting structural reductions in LTL mode, iteration 0 : 163/163 places, 162/162 transitions.
Applied a total of 0 rules in 1 ms. Remains 163 /163 variables (removed 0) and now considering 162/162 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 163/163 places, 162/162 transitions.
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 5 ms
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 5 ms
[2023-03-19 17:02:48] [INFO ] Input system was already deterministic with 162 transitions.
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:02:48] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:02:48] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-19 17:02:48] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 163 places, 162 transitions and 684 arcs took 1 ms.
Total runtime 5499 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ShieldRVt-PT-020A
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/377
CTLFireability

FORMULA ShieldRVt-PT-020A-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-020A-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-020A-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-020A-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679245590433

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/377/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/377/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/377/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 8 (type EXCL) for 3 ShieldRVt-PT-020A-CTLFireability-01
lola: time limit : 128 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:746
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:738
lola: rewrite Frontend/Parser/formula_rewrite.k:694
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 1 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 5/199 6/32 ShieldRVt-PT-020A-CTLFireability-01 1411457 m, 282291 m/sec, 4167889 t fired, .

Time elapsed: 6 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 1 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 10/199 11/32 ShieldRVt-PT-020A-CTLFireability-01 2605048 m, 238718 m/sec, 7695924 t fired, .

Time elapsed: 11 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 1 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 15/199 16/32 ShieldRVt-PT-020A-CTLFireability-01 3791338 m, 237258 m/sec, 11234642 t fired, .

Time elapsed: 16 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 1 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 20/199 21/32 ShieldRVt-PT-020A-CTLFireability-01 4977191 m, 237170 m/sec, 14743534 t fired, .

Time elapsed: 21 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 1 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 25/199 27/32 ShieldRVt-PT-020A-CTLFireability-01 6226035 m, 249768 m/sec, 18426439 t fired, .

Time elapsed: 26 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 1 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 30/199 32/32 ShieldRVt-PT-020A-CTLFireability-01 7466087 m, 248010 m/sec, 22099530 t fired, .

Time elapsed: 31 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 8 (type EXCL) for ShieldRVt-PT-020A-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 36 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL) for 53 ShieldRVt-PT-020A-CTLFireability-15
lola: time limit : 209 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for ShieldRVt-PT-020A-CTLFireability-15
lola: result : false
lola: markings : 42
lola: fired transitions : 76
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 50 ShieldRVt-PT-020A-CTLFireability-14
lola: time limit : 222 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 5/222 6/32 ShieldRVt-PT-020A-CTLFireability-14 1336698 m, 267339 m/sec, 4354242 t fired, .

Time elapsed: 41 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 10/222 12/32 ShieldRVt-PT-020A-CTLFireability-14 2676117 m, 267883 m/sec, 8717962 t fired, .

Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 15/222 18/32 ShieldRVt-PT-020A-CTLFireability-14 4202999 m, 305376 m/sec, 13692452 t fired, .

Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 20/222 24/32 ShieldRVt-PT-020A-CTLFireability-14 5538399 m, 267080 m/sec, 18043351 t fired, .

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 25/222 29/32 ShieldRVt-PT-020A-CTLFireability-14 6813080 m, 254936 m/sec, 22195227 t fired, .

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 51 (type EXCL) for ShieldRVt-PT-020A-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 48 (type EXCL) for 47 ShieldRVt-PT-020A-CTLFireability-13
lola: time limit : 235 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 5/235 6/32 ShieldRVt-PT-020A-CTLFireability-13 1256258 m, 251251 m/sec, 2152478 t fired, .

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 10/235 11/32 ShieldRVt-PT-020A-CTLFireability-13 2433909 m, 235530 m/sec, 4285786 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 15/235 15/32 ShieldRVt-PT-020A-CTLFireability-13 3448500 m, 202918 m/sec, 6215368 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 20/235 20/32 ShieldRVt-PT-020A-CTLFireability-13 4555891 m, 221478 m/sec, 8229425 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 25/235 24/32 ShieldRVt-PT-020A-CTLFireability-13 5722444 m, 233310 m/sec, 10235610 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 30/235 29/32 ShieldRVt-PT-020A-CTLFireability-13 6856545 m, 226820 m/sec, 12285597 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 48 (type EXCL) for ShieldRVt-PT-020A-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 44 ShieldRVt-PT-020A-CTLFireability-12
lola: time limit : 249 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 5/249 9/32 ShieldRVt-PT-020A-CTLFireability-12 2063780 m, 412756 m/sec, 5259840 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 10/249 18/32 ShieldRVt-PT-020A-CTLFireability-12 4206917 m, 428627 m/sec, 10721314 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 15/249 27/32 ShieldRVt-PT-020A-CTLFireability-12 6355811 m, 429778 m/sec, 16197230 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 45 (type EXCL) for ShieldRVt-PT-020A-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 39 (type EXCL) for 34 ShieldRVt-PT-020A-CTLFireability-10
lola: time limit : 267 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for ShieldRVt-PT-020A-CTLFireability-10
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 ShieldRVt-PT-020A-CTLFireability-09
lola: time limit : 289 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/289 5/32 ShieldRVt-PT-020A-CTLFireability-09 1141386 m, 228277 m/sec, 2534462 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/289 10/32 ShieldRVt-PT-020A-CTLFireability-09 2326353 m, 236993 m/sec, 5175212 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 15/289 16/32 ShieldRVt-PT-020A-CTLFireability-09 3567063 m, 248142 m/sec, 7922568 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 20/289 21/32 ShieldRVt-PT-020A-CTLFireability-09 4822574 m, 251102 m/sec, 10700951 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 25/289 26/32 ShieldRVt-PT-020A-CTLFireability-09 5974552 m, 230395 m/sec, 13265480 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 30/289 30/32 ShieldRVt-PT-020A-CTLFireability-09 7104547 m, 225999 m/sec, 15776393 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL) for ShieldRVt-PT-020A-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 23 (type EXCL) for 22 ShieldRVt-PT-020A-CTLFireability-06
lola: time limit : 313 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for ShieldRVt-PT-020A-CTLFireability-06
lola: result : false
lola: markings : 101
lola: fired transitions : 104
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 19 ShieldRVt-PT-020A-CTLFireability-05
lola: time limit : 344 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/344 8/32 ShieldRVt-PT-020A-CTLFireability-05 1688680 m, 337736 m/sec, 3743090 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 10/344 12/32 ShieldRVt-PT-020A-CTLFireability-05 2839740 m, 230212 m/sec, 6316900 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 15/344 17/32 ShieldRVt-PT-020A-CTLFireability-05 3953297 m, 222711 m/sec, 8778430 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 21/344 21/32 ShieldRVt-PT-020A-CTLFireability-05 4982594 m, 205859 m/sec, 11065433 t fired, .

Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 26/344 26/32 ShieldRVt-PT-020A-CTLFireability-05 5975394 m, 198560 m/sec, 13267272 t fired, .

Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 31/344 30/32 ShieldRVt-PT-020A-CTLFireability-05 6934212 m, 191763 m/sec, 15400227 t fired, .

Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 20 (type EXCL) for ShieldRVt-PT-020A-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-020A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 17 (type EXCL) for 16 ShieldRVt-PT-020A-CTLFireability-04
lola: time limit : 378 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for ShieldRVt-PT-020A-CTLFireability-04
lola: result : true
lola: markings : 132
lola: fired transitions : 135
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 11 (type EXCL) for 10 ShieldRVt-PT-020A-CTLFireability-02
lola: time limit : 426 sec
lola: memory limit: 32 pages
lola: FINISHED task # 11 (type EXCL) for ShieldRVt-PT-020A-CTLFireability-02
lola: result : true
lola: markings : 1064
lola: fired transitions : 1446
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 6 (type EXCL) for 3 ShieldRVt-PT-020A-CTLFireability-01
lola: time limit : 486 sec
lola: memory limit: 32 pages
lola: FINISHED task # 6 (type EXCL) for ShieldRVt-PT-020A-CTLFireability-01
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 ShieldRVt-PT-020A-CTLFireability-00
lola: time limit : 568 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-02: CTL true CTL model checker
ShieldRVt-PT-020A-CTLFireability-04: CTL true CTL model checker
ShieldRVt-PT-020A-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 0 0 0 3 0 1 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/568 2/32 ShieldRVt-PT-020A-CTLFireability-00 469800 m, 93960 m/sec, 1984620 t fired, .

Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-02: CTL true CTL model checker
ShieldRVt-PT-020A-CTLFireability-04: CTL true CTL model checker
ShieldRVt-PT-020A-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 0 0 0 3 0 1 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/568 4/32 ShieldRVt-PT-020A-CTLFireability-00 914356 m, 88911 m/sec, 3857477 t fired, .

Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-02: CTL true CTL model checker
ShieldRVt-PT-020A-CTLFireability-04: CTL true CTL model checker
ShieldRVt-PT-020A-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 0 0 0 3 0 1 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/568 6/32 ShieldRVt-PT-020A-CTLFireability-00 1358612 m, 88851 m/sec, 5727255 t fired, .

Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-02: CTL true CTL model checker
ShieldRVt-PT-020A-CTLFireability-04: CTL true CTL model checker
ShieldRVt-PT-020A-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 0 0 0 3 0 1 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/568 8/32 ShieldRVt-PT-020A-CTLFireability-00 1822803 m, 92838 m/sec, 7691670 t fired, .

Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-020A-CTLFireability-02: CTL true CTL model checker
ShieldRVt-PT-020A-CTLFireability-04: CTL true CTL model checker
ShieldRVt-PT-020A-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-020A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-020A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-01: DISJ 0 0 0 0 3 0 1 0
ShieldRVt-PT-020A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-08: EU 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-020A-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
ShieldRVt-PT-020A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-020A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/568 10/32 ShieldRVt-PT-020A-CTLFireability-00 2370883 m, 109616 m/sec, 10008521 t fired, .

Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 485 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVt-PT-020A"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ShieldRVt-PT-020A, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r423-tajo-167905976500274"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVt-PT-020A.tgz
mv ShieldRVt-PT-020A execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;