Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r423-tajo-167905976400202.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ShieldRVt-PT-002B, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r423-tajo-167905976400202
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 520K
-rw-r--r-- 1 mcc users 8.0K Feb 25 22:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 92K Feb 25 22:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 25 22:53 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K Feb 25 22:53 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 17:03 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Feb 25 17:03 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 17:03 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:03 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 22:55 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 116K Feb 25 22:55 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.9K Feb 25 22:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 92K Feb 25 22:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:03 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:03 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 24K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVt-PT-002B-CTLFireability-00
FORMULA_NAME ShieldRVt-PT-002B-CTLFireability-01
FORMULA_NAME ShieldRVt-PT-002B-CTLFireability-02
FORMULA_NAME ShieldRVt-PT-002B-CTLFireability-03
FORMULA_NAME ShieldRVt-PT-002B-CTLFireability-04
FORMULA_NAME ShieldRVt-PT-002B-CTLFireability-05
FORMULA_NAME ShieldRVt-PT-002B-CTLFireability-06
FORMULA_NAME ShieldRVt-PT-002B-CTLFireability-07
FORMULA_NAME ShieldRVt-PT-002B-CTLFireability-08
FORMULA_NAME ShieldRVt-PT-002B-CTLFireability-09
FORMULA_NAME ShieldRVt-PT-002B-CTLFireability-10
FORMULA_NAME ShieldRVt-PT-002B-CTLFireability-11
FORMULA_NAME ShieldRVt-PT-002B-CTLFireability-12
FORMULA_NAME ShieldRVt-PT-002B-CTLFireability-13
FORMULA_NAME ShieldRVt-PT-002B-CTLFireability-14
FORMULA_NAME ShieldRVt-PT-002B-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679244226266

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ShieldRVt-PT-002B
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 16:43:47] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 16:43:47] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 16:43:47] [INFO ] Load time of PNML (sax parser for PT used): 29 ms
[2023-03-19 16:43:47] [INFO ] Transformed 103 places.
[2023-03-19 16:43:47] [INFO ] Transformed 103 transitions.
[2023-03-19 16:43:47] [INFO ] Found NUPN structural information;
[2023-03-19 16:43:47] [INFO ] Parsed PT model containing 103 places and 103 transitions and 242 arcs in 82 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 8 ms.
Support contains 88 out of 103 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 103/103 places, 103/103 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 102 transition count 102
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 102 transition count 102
Applied a total of 2 rules in 13 ms. Remains 102 /103 variables (removed 1) and now considering 102/103 (removed 1) transitions.
// Phase 1: matrix 102 rows 102 cols
[2023-03-19 16:43:48] [INFO ] Computed 9 place invariants in 6 ms
[2023-03-19 16:43:48] [INFO ] Implicit Places using invariants in 157 ms returned []
[2023-03-19 16:43:48] [INFO ] Invariant cache hit.
[2023-03-19 16:43:48] [INFO ] Implicit Places using invariants and state equation in 75 ms returned []
Implicit Place search using SMT with State Equation took 255 ms to find 0 implicit places.
[2023-03-19 16:43:48] [INFO ] Invariant cache hit.
[2023-03-19 16:43:48] [INFO ] Dead Transitions using invariants and state equation in 77 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 102/103 places, 102/103 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 347 ms. Remains : 102/103 places, 102/103 transitions.
Support contains 88 out of 102 places after structural reductions.
[2023-03-19 16:43:48] [INFO ] Flatten gal took : 21 ms
[2023-03-19 16:43:48] [INFO ] Flatten gal took : 8 ms
[2023-03-19 16:43:48] [INFO ] Input system was already deterministic with 102 transitions.
Incomplete random walk after 10000 steps, including 6 resets, run finished after 343 ms. (steps per millisecond=29 ) properties (out of 83) seen :77
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 4 resets, run finished after 39 ms. (steps per millisecond=256 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 6) seen :1
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 4 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 5) seen :0
Running SMT prover for 5 properties.
[2023-03-19 16:43:49] [INFO ] Invariant cache hit.
[2023-03-19 16:43:49] [INFO ] [Real]Absence check using 9 positive place invariants in 2 ms returned sat
[2023-03-19 16:43:49] [INFO ] After 66ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0 real:3
[2023-03-19 16:43:49] [INFO ] [Nat]Absence check using 9 positive place invariants in 2 ms returned sat
[2023-03-19 16:43:49] [INFO ] After 30ms SMT Verify possible using state equation in natural domain returned unsat :3 sat :2
[2023-03-19 16:43:49] [INFO ] Deduced a trap composed of 12 places in 57 ms of which 3 ms to minimize.
[2023-03-19 16:43:49] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 1 trap constraints in 66 ms
[2023-03-19 16:43:49] [INFO ] Deduced a trap composed of 25 places in 40 ms of which 0 ms to minimize.
[2023-03-19 16:43:49] [INFO ] Deduced a trap composed of 20 places in 32 ms of which 1 ms to minimize.
[2023-03-19 16:43:49] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 88 ms
[2023-03-19 16:43:49] [INFO ] After 191ms SMT Verify possible using trap constraints in natural domain returned unsat :4 sat :1
Attempting to minimize the solution found.
Minimization took 7 ms.
[2023-03-19 16:43:49] [INFO ] After 251ms SMT Verify possible using all constraints in natural domain returned unsat :4 sat :1
Fused 5 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 2 ms.
Support contains 5 out of 102 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 102/102 places, 102/102 transitions.
Drop transitions removed 24 transitions
Trivial Post-agglo rules discarded 24 transitions
Performed 24 trivial Post agglomeration. Transition count delta: 24
Iterating post reduction 0 with 24 rules applied. Total rules applied 24 place count 102 transition count 78
Reduce places removed 24 places and 0 transitions.
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Iterating post reduction 1 with 29 rules applied. Total rules applied 53 place count 78 transition count 73
Reduce places removed 5 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 6 rules applied. Total rules applied 59 place count 73 transition count 72
Performed 10 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 10 Pre rules applied. Total rules applied 59 place count 73 transition count 62
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 3 with 20 rules applied. Total rules applied 79 place count 63 transition count 62
Discarding 10 places :
Symmetric choice reduction at 3 with 10 rule applications. Total rules 89 place count 53 transition count 52
Iterating global reduction 3 with 10 rules applied. Total rules applied 99 place count 53 transition count 52
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 5 Pre rules applied. Total rules applied 99 place count 53 transition count 47
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 3 with 10 rules applied. Total rules applied 109 place count 48 transition count 47
Performed 16 Post agglomeration using F-continuation condition.Transition count delta: 16
Deduced a syphon composed of 16 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 3 with 32 rules applied. Total rules applied 141 place count 32 transition count 31
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -2
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 3 with 8 rules applied. Total rules applied 149 place count 28 transition count 33
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 150 place count 28 transition count 32
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 4 with 1 rules applied. Total rules applied 151 place count 27 transition count 31
Applied a total of 151 rules in 25 ms. Remains 27 /102 variables (removed 75) and now considering 31/102 (removed 71) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 25 ms. Remains : 27/102 places, 31/102 transitions.
Incomplete random walk after 10000 steps, including 49 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 13 resets, run finished after 9 ms. (steps per millisecond=1111 ) properties (out of 1) seen :0
Finished probabilistic random walk after 8334 steps, run visited all 1 properties in 28 ms. (steps per millisecond=297 )
Probabilistic random walk after 8334 steps, saw 1615 distinct states, run finished after 29 ms. (steps per millisecond=287 ) properties seen :1
Successfully simplified 4 atomic propositions for a total of 16 simplifications.
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 8 ms
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 9 ms
[2023-03-19 16:43:49] [INFO ] Input system was already deterministic with 102 transitions.
Computed a total of 31 stabilizing places and 31 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 102/102 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 86 transition count 86
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 86 transition count 86
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 33 place count 85 transition count 85
Iterating global reduction 0 with 1 rules applied. Total rules applied 34 place count 85 transition count 85
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 35 place count 84 transition count 84
Iterating global reduction 0 with 1 rules applied. Total rules applied 36 place count 84 transition count 84
Applied a total of 36 rules in 13 ms. Remains 84 /102 variables (removed 18) and now considering 84/102 (removed 18) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 84/102 places, 84/102 transitions.
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:43:49] [INFO ] Input system was already deterministic with 84 transitions.
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 102/102 transitions.
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 12 place count 90 transition count 90
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 90 transition count 90
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 25 place count 89 transition count 89
Iterating global reduction 0 with 1 rules applied. Total rules applied 26 place count 89 transition count 89
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 27 place count 88 transition count 88
Iterating global reduction 0 with 1 rules applied. Total rules applied 28 place count 88 transition count 88
Applied a total of 28 rules in 12 ms. Remains 88 /102 variables (removed 14) and now considering 88/102 (removed 14) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 88/102 places, 88/102 transitions.
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:43:49] [INFO ] Input system was already deterministic with 88 transitions.
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 102/102 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 84 transition count 84
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 84 transition count 84
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 37 place count 83 transition count 83
Iterating global reduction 0 with 1 rules applied. Total rules applied 38 place count 83 transition count 83
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 39 place count 82 transition count 82
Iterating global reduction 0 with 1 rules applied. Total rules applied 40 place count 82 transition count 82
Applied a total of 40 rules in 9 ms. Remains 82 /102 variables (removed 20) and now considering 82/102 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 82/102 places, 82/102 transitions.
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 4 ms
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 4 ms
[2023-03-19 16:43:49] [INFO ] Input system was already deterministic with 82 transitions.
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 102/102 transitions.
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 14 place count 88 transition count 88
Iterating global reduction 0 with 14 rules applied. Total rules applied 28 place count 88 transition count 88
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 29 place count 87 transition count 87
Iterating global reduction 0 with 1 rules applied. Total rules applied 30 place count 87 transition count 87
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 31 place count 86 transition count 86
Iterating global reduction 0 with 1 rules applied. Total rules applied 32 place count 86 transition count 86
Applied a total of 32 rules in 8 ms. Remains 86 /102 variables (removed 16) and now considering 86/102 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 86/102 places, 86/102 transitions.
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 4 ms
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 4 ms
[2023-03-19 16:43:49] [INFO ] Input system was already deterministic with 86 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 102/102 places, 102/102 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 22 transitions
Trivial Post-agglo rules discarded 22 transitions
Performed 22 trivial Post agglomeration. Transition count delta: 22
Iterating post reduction 0 with 22 rules applied. Total rules applied 22 place count 101 transition count 79
Reduce places removed 22 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 24 rules applied. Total rules applied 46 place count 79 transition count 77
Reduce places removed 1 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 2 rules applied. Total rules applied 48 place count 78 transition count 76
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 49 place count 77 transition count 76
Performed 10 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 10 Pre rules applied. Total rules applied 49 place count 77 transition count 66
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 4 with 20 rules applied. Total rules applied 69 place count 67 transition count 66
Discarding 14 places :
Symmetric choice reduction at 4 with 14 rule applications. Total rules 83 place count 53 transition count 52
Iterating global reduction 4 with 14 rules applied. Total rules applied 97 place count 53 transition count 52
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 5 Pre rules applied. Total rules applied 97 place count 53 transition count 47
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 4 with 10 rules applied. Total rules applied 107 place count 48 transition count 47
Performed 12 Post agglomeration using F-continuation condition.Transition count delta: 12
Deduced a syphon composed of 12 places in 0 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 4 with 24 rules applied. Total rules applied 131 place count 36 transition count 35
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 4 with 1 rules applied. Total rules applied 132 place count 35 transition count 34
Applied a total of 132 rules in 18 ms. Remains 35 /102 variables (removed 67) and now considering 34/102 (removed 68) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 18 ms. Remains : 35/102 places, 34/102 transitions.
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 2 ms
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 2 ms
[2023-03-19 16:43:49] [INFO ] Input system was already deterministic with 34 transitions.
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 102/102 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 81 transition count 81
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 81 transition count 81
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 43 place count 80 transition count 80
Iterating global reduction 0 with 1 rules applied. Total rules applied 44 place count 80 transition count 80
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 45 place count 79 transition count 79
Iterating global reduction 0 with 1 rules applied. Total rules applied 46 place count 79 transition count 79
Applied a total of 46 rules in 5 ms. Remains 79 /102 variables (removed 23) and now considering 79/102 (removed 23) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 79/102 places, 79/102 transitions.
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 3 ms
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 3 ms
[2023-03-19 16:43:49] [INFO ] Input system was already deterministic with 79 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 102/102 places, 102/102 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 13 transitions
Trivial Post-agglo rules discarded 13 transitions
Performed 13 trivial Post agglomeration. Transition count delta: 13
Iterating post reduction 0 with 13 rules applied. Total rules applied 13 place count 101 transition count 88
Reduce places removed 13 places and 0 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 1 with 16 rules applied. Total rules applied 29 place count 88 transition count 85
Reduce places removed 3 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 33 place count 85 transition count 84
Performed 12 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 12 Pre rules applied. Total rules applied 33 place count 85 transition count 72
Deduced a syphon composed of 12 places in 0 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 3 with 24 rules applied. Total rules applied 57 place count 73 transition count 72
Discarding 12 places :
Symmetric choice reduction at 3 with 12 rule applications. Total rules 69 place count 61 transition count 60
Iterating global reduction 3 with 12 rules applied. Total rules applied 81 place count 61 transition count 60
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 81 place count 61 transition count 58
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 85 place count 59 transition count 58
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 3 with 20 rules applied. Total rules applied 105 place count 49 transition count 48
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 3 with 1 rules applied. Total rules applied 106 place count 48 transition count 47
Applied a total of 106 rules in 15 ms. Remains 48 /102 variables (removed 54) and now considering 47/102 (removed 55) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 15 ms. Remains : 48/102 places, 47/102 transitions.
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 2 ms
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 2 ms
[2023-03-19 16:43:49] [INFO ] Input system was already deterministic with 47 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 102/102 places, 102/102 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 28 transitions
Trivial Post-agglo rules discarded 28 transitions
Performed 28 trivial Post agglomeration. Transition count delta: 28
Iterating post reduction 0 with 28 rules applied. Total rules applied 28 place count 101 transition count 73
Reduce places removed 28 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 30 rules applied. Total rules applied 58 place count 73 transition count 71
Reduce places removed 1 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 2 with 3 rules applied. Total rules applied 61 place count 72 transition count 69
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 63 place count 70 transition count 69
Performed 9 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 9 Pre rules applied. Total rules applied 63 place count 70 transition count 60
Deduced a syphon composed of 9 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 4 with 18 rules applied. Total rules applied 81 place count 61 transition count 60
Discarding 11 places :
Symmetric choice reduction at 4 with 11 rule applications. Total rules 92 place count 50 transition count 49
Iterating global reduction 4 with 11 rules applied. Total rules applied 103 place count 50 transition count 49
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 5 Pre rules applied. Total rules applied 103 place count 50 transition count 44
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 4 with 10 rules applied. Total rules applied 113 place count 45 transition count 44
Performed 11 Post agglomeration using F-continuation condition.Transition count delta: 11
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 4 with 22 rules applied. Total rules applied 135 place count 34 transition count 33
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 4 with 1 rules applied. Total rules applied 136 place count 33 transition count 32
Applied a total of 136 rules in 14 ms. Remains 33 /102 variables (removed 69) and now considering 32/102 (removed 70) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 14 ms. Remains : 33/102 places, 32/102 transitions.
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 2 ms
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 2 ms
[2023-03-19 16:43:49] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 102/102 places, 102/102 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 30 transitions
Trivial Post-agglo rules discarded 30 transitions
Performed 30 trivial Post agglomeration. Transition count delta: 30
Iterating post reduction 0 with 30 rules applied. Total rules applied 30 place count 101 transition count 71
Reduce places removed 30 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 31 rules applied. Total rules applied 61 place count 71 transition count 70
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 62 place count 70 transition count 70
Performed 9 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 9 Pre rules applied. Total rules applied 62 place count 70 transition count 61
Deduced a syphon composed of 9 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 3 with 18 rules applied. Total rules applied 80 place count 61 transition count 61
Discarding 13 places :
Symmetric choice reduction at 3 with 13 rule applications. Total rules 93 place count 48 transition count 48
Iterating global reduction 3 with 13 rules applied. Total rules applied 106 place count 48 transition count 48
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 6 Pre rules applied. Total rules applied 106 place count 48 transition count 42
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 3 with 12 rules applied. Total rules applied 118 place count 42 transition count 42
Performed 14 Post agglomeration using F-continuation condition.Transition count delta: 14
Deduced a syphon composed of 14 places in 0 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 3 with 28 rules applied. Total rules applied 146 place count 28 transition count 28
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 148 place count 26 transition count 26
Applied a total of 148 rules in 13 ms. Remains 26 /102 variables (removed 76) and now considering 26/102 (removed 76) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 26/102 places, 26/102 transitions.
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 2 ms
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 2 ms
[2023-03-19 16:43:49] [INFO ] Input system was already deterministic with 26 transitions.
Finished random walk after 61 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=61 )
FORMULA ShieldRVt-PT-002B-CTLFireability-08 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 102/102 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 84 transition count 84
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 84 transition count 84
Applied a total of 36 rules in 3 ms. Remains 84 /102 variables (removed 18) and now considering 84/102 (removed 18) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 84/102 places, 84/102 transitions.
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 3 ms
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 4 ms
[2023-03-19 16:43:49] [INFO ] Input system was already deterministic with 84 transitions.
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 102/102 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 82 transition count 82
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 82 transition count 82
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 41 place count 81 transition count 81
Iterating global reduction 0 with 1 rules applied. Total rules applied 42 place count 81 transition count 81
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 43 place count 80 transition count 80
Iterating global reduction 0 with 1 rules applied. Total rules applied 44 place count 80 transition count 80
Applied a total of 44 rules in 4 ms. Remains 80 /102 variables (removed 22) and now considering 80/102 (removed 22) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 80/102 places, 80/102 transitions.
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 4 ms
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 4 ms
[2023-03-19 16:43:49] [INFO ] Input system was already deterministic with 80 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 102/102 places, 102/102 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 32 transitions
Trivial Post-agglo rules discarded 32 transitions
Performed 32 trivial Post agglomeration. Transition count delta: 32
Iterating post reduction 0 with 32 rules applied. Total rules applied 32 place count 101 transition count 69
Reduce places removed 32 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 34 rules applied. Total rules applied 66 place count 69 transition count 67
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 67 place count 68 transition count 67
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 8 Pre rules applied. Total rules applied 67 place count 68 transition count 59
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 3 with 16 rules applied. Total rules applied 83 place count 60 transition count 59
Discarding 14 places :
Symmetric choice reduction at 3 with 14 rule applications. Total rules 97 place count 46 transition count 45
Iterating global reduction 3 with 14 rules applied. Total rules applied 111 place count 46 transition count 45
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 5 Pre rules applied. Total rules applied 111 place count 46 transition count 40
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 3 with 10 rules applied. Total rules applied 121 place count 41 transition count 40
Performed 13 Post agglomeration using F-continuation condition.Transition count delta: 13
Deduced a syphon composed of 13 places in 0 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 3 with 26 rules applied. Total rules applied 147 place count 28 transition count 27
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 149 place count 26 transition count 25
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 150 place count 25 transition count 25
Applied a total of 150 rules in 13 ms. Remains 25 /102 variables (removed 77) and now considering 25/102 (removed 77) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 25/102 places, 25/102 transitions.
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 2 ms
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 2 ms
[2023-03-19 16:43:49] [INFO ] Input system was already deterministic with 25 transitions.
Finished random walk after 29 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=29 )
FORMULA ShieldRVt-PT-002B-CTLFireability-11 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 102/102 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 82 transition count 82
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 82 transition count 82
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 41 place count 81 transition count 81
Iterating global reduction 0 with 1 rules applied. Total rules applied 42 place count 81 transition count 81
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 43 place count 80 transition count 80
Iterating global reduction 0 with 1 rules applied. Total rules applied 44 place count 80 transition count 80
Applied a total of 44 rules in 4 ms. Remains 80 /102 variables (removed 22) and now considering 80/102 (removed 22) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 80/102 places, 80/102 transitions.
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 4 ms
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 4 ms
[2023-03-19 16:43:49] [INFO ] Input system was already deterministic with 80 transitions.
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 102/102 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 87 transition count 87
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 87 transition count 87
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 31 place count 86 transition count 86
Iterating global reduction 0 with 1 rules applied. Total rules applied 32 place count 86 transition count 86
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 33 place count 85 transition count 85
Iterating global reduction 0 with 1 rules applied. Total rules applied 34 place count 85 transition count 85
Applied a total of 34 rules in 4 ms. Remains 85 /102 variables (removed 17) and now considering 85/102 (removed 17) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 85/102 places, 85/102 transitions.
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 4 ms
[2023-03-19 16:43:49] [INFO ] Flatten gal took : 4 ms
[2023-03-19 16:43:49] [INFO ] Input system was already deterministic with 85 transitions.
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 102/102 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 82 transition count 82
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 82 transition count 82
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 41 place count 81 transition count 81
Iterating global reduction 0 with 1 rules applied. Total rules applied 42 place count 81 transition count 81
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 43 place count 80 transition count 80
Iterating global reduction 0 with 1 rules applied. Total rules applied 44 place count 80 transition count 80
Applied a total of 44 rules in 4 ms. Remains 80 /102 variables (removed 22) and now considering 80/102 (removed 22) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 80/102 places, 80/102 transitions.
[2023-03-19 16:43:50] [INFO ] Flatten gal took : 4 ms
[2023-03-19 16:43:50] [INFO ] Flatten gal took : 4 ms
[2023-03-19 16:43:50] [INFO ] Input system was already deterministic with 80 transitions.
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 102/102 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 82 transition count 82
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 82 transition count 82
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 41 place count 81 transition count 81
Iterating global reduction 0 with 1 rules applied. Total rules applied 42 place count 81 transition count 81
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 43 place count 80 transition count 80
Iterating global reduction 0 with 1 rules applied. Total rules applied 44 place count 80 transition count 80
Applied a total of 44 rules in 4 ms. Remains 80 /102 variables (removed 22) and now considering 80/102 (removed 22) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 80/102 places, 80/102 transitions.
[2023-03-19 16:43:50] [INFO ] Flatten gal took : 3 ms
[2023-03-19 16:43:50] [INFO ] Flatten gal took : 3 ms
[2023-03-19 16:43:50] [INFO ] Input system was already deterministic with 80 transitions.
[2023-03-19 16:43:50] [INFO ] Flatten gal took : 4 ms
[2023-03-19 16:43:50] [INFO ] Flatten gal took : 4 ms
[2023-03-19 16:43:50] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-19 16:43:50] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 102 places, 102 transitions and 240 arcs took 0 ms.
Total runtime 2181 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ShieldRVt-PT-002B
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA ShieldRVt-PT-002B-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679244370983

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 1 (type EXCL) for 0 ShieldRVt-PT-002B-CTLFireability-00
lola: time limit : 138 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for ShieldRVt-PT-002B-CTLFireability-00
lola: result : true
lola: markings : 46
lola: fired transitions : 92
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 20 (type EXCL) for 19 ShieldRVt-PT-002B-CTLFireability-05
lola: time limit : 156 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for ShieldRVt-PT-002B-CTLFireability-05
lola: result : true
lola: markings : 421
lola: fired transitions : 511
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 38 (type EXCL) for 31 ShieldRVt-PT-002B-CTLFireability-10
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for ShieldRVt-PT-002B-CTLFireability-10
lola: result : true
lola: markings : 96
lola: fired transitions : 100
lola: time used : 0.000000
lola: memory pages used : 1
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 8 (type EXCL) for 3 ShieldRVt-PT-002B-CTLFireability-01
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 1 1 0 2 0 0 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0
ShieldRVt-PT-002B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 5/276 6/32 ShieldRVt-PT-002B-CTLFireability-01 1336981 m, 267396 m/sec, 4555730 t fired, .

Time elapsed: 5 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 1 1 0 2 0 0 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0
ShieldRVt-PT-002B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 10/276 12/32 ShieldRVt-PT-002B-CTLFireability-01 2607831 m, 254170 m/sec, 9186361 t fired, .

Time elapsed: 10 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 1 1 0 2 0 0 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0
ShieldRVt-PT-002B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 15/276 16/32 ShieldRVt-PT-002B-CTLFireability-01 3637415 m, 205916 m/sec, 13265890 t fired, .

Time elapsed: 15 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 1 1 0 2 0 0 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0
ShieldRVt-PT-002B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 20/276 20/32 ShieldRVt-PT-002B-CTLFireability-01 4481473 m, 168811 m/sec, 17074539 t fired, .

Time elapsed: 20 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 1 1 0 2 0 0 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0
ShieldRVt-PT-002B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 25/276 23/32 ShieldRVt-PT-002B-CTLFireability-01 5263798 m, 156465 m/sec, 20918552 t fired, .

Time elapsed: 25 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 1 1 0 2 0 0 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0
ShieldRVt-PT-002B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 30/276 26/32 ShieldRVt-PT-002B-CTLFireability-01 6017422 m, 150724 m/sec, 24814169 t fired, .

Time elapsed: 30 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 1 1 0 2 0 0 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0
ShieldRVt-PT-002B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 35/276 29/32 ShieldRVt-PT-002B-CTLFireability-01 6607520 m, 118019 m/sec, 28581816 t fired, .

Time elapsed: 35 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 1 1 0 2 0 0 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0
ShieldRVt-PT-002B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 40/276 31/32 ShieldRVt-PT-002B-CTLFireability-01 7225339 m, 123563 m/sec, 32425075 t fired, .

Time elapsed: 40 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 8 (type EXCL) for ShieldRVt-PT-002B-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0
ShieldRVt-PT-002B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 52 (type EXCL) for 51 ShieldRVt-PT-002B-CTLFireability-15
lola: time limit : 296 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for ShieldRVt-PT-002B-CTLFireability-15
lola: result : false
lola: markings : 215041
lola: fired transitions : 2502060
lola: time used : 2.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 48 ShieldRVt-PT-002B-CTLFireability-14
lola: time limit : 323 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for ShieldRVt-PT-002B-CTLFireability-14
lola: result : true
lola: markings : 45
lola: fired transitions : 92
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 ShieldRVt-PT-002B-CTLFireability-13
lola: time limit : 355 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for ShieldRVt-PT-002B-CTLFireability-13
lola: result : true
lola: markings : 46
lola: fired transitions : 48
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 ShieldRVt-PT-002B-CTLFireability-12
lola: time limit : 394 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for ShieldRVt-PT-002B-CTLFireability-12
lola: result : false
lola: markings : 121
lola: fired transitions : 126
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 ShieldRVt-PT-002B-CTLFireability-09
lola: time limit : 444 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for ShieldRVt-PT-002B-CTLFireability-09
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 13 ShieldRVt-PT-002B-CTLFireability-03
lola: time limit : 507 sec
lola: memory limit: 32 pages
lola: FINISHED task # 14 (type EXCL) for ShieldRVt-PT-002B-CTLFireability-03
lola: result : true
lola: markings : 96
lola: fired transitions : 141
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 11 (type EXCL) for 10 ShieldRVt-PT-002B-CTLFireability-02
lola: time limit : 592 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-12: CTL false CTL model checker
ShieldRVt-PT-002B-CTLFireability-13: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 3/592 5/32 ShieldRVt-PT-002B-CTLFireability-02 1128244 m, 225648 m/sec, 2430570 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-12: CTL false CTL model checker
ShieldRVt-PT-002B-CTLFireability-13: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 8/592 12/32 ShieldRVt-PT-002B-CTLFireability-02 2618376 m, 298026 m/sec, 6394752 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-12: CTL false CTL model checker
ShieldRVt-PT-002B-CTLFireability-13: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 13/592 18/32 ShieldRVt-PT-002B-CTLFireability-02 4079482 m, 292221 m/sec, 10435009 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-12: CTL false CTL model checker
ShieldRVt-PT-002B-CTLFireability-13: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 18/592 24/32 ShieldRVt-PT-002B-CTLFireability-02 5411170 m, 266337 m/sec, 14427541 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-12: CTL false CTL model checker
ShieldRVt-PT-002B-CTLFireability-13: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 23/592 29/32 ShieldRVt-PT-002B-CTLFireability-02 6663018 m, 250369 m/sec, 18319527 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 11 (type EXCL) for ShieldRVt-PT-002B-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-12: CTL false CTL model checker
ShieldRVt-PT-002B-CTLFireability-13: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 1 0 0 2 0 1 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 6 (type EXCL) for 3 ShieldRVt-PT-002B-CTLFireability-01
lola: time limit : 705 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-12: CTL false CTL model checker
ShieldRVt-PT-002B-CTLFireability-13: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 0 1 0 2 0 1 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 5/705 4/32 ShieldRVt-PT-002B-CTLFireability-01 857583 m, 171516 m/sec, 3577570 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-12: CTL false CTL model checker
ShieldRVt-PT-002B-CTLFireability-13: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 0 1 0 2 0 1 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 10/705 7/32 ShieldRVt-PT-002B-CTLFireability-01 1587799 m, 146043 m/sec, 7230652 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-12: CTL false CTL model checker
ShieldRVt-PT-002B-CTLFireability-13: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 0 1 0 2 0 1 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 15/705 10/32 ShieldRVt-PT-002B-CTLFireability-01 2233765 m, 129193 m/sec, 10830966 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-12: CTL false CTL model checker
ShieldRVt-PT-002B-CTLFireability-13: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 0 1 0 2 0 1 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 20/705 13/32 ShieldRVt-PT-002B-CTLFireability-01 2848876 m, 123022 m/sec, 14486027 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-12: CTL false CTL model checker
ShieldRVt-PT-002B-CTLFireability-13: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 0 1 0 2 0 1 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 25/705 15/32 ShieldRVt-PT-002B-CTLFireability-01 3473155 m, 124855 m/sec, 18150153 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-12: CTL false CTL model checker
ShieldRVt-PT-002B-CTLFireability-13: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 0 1 0 2 0 1 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 30/705 18/32 ShieldRVt-PT-002B-CTLFireability-01 4091591 m, 123687 m/sec, 21716328 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-12: CTL false CTL model checker
ShieldRVt-PT-002B-CTLFireability-13: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 0 1 0 2 0 1 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 35/705 20/32 ShieldRVt-PT-002B-CTLFireability-01 4696192 m, 120920 m/sec, 25296046 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-12: CTL false CTL model checker
ShieldRVt-PT-002B-CTLFireability-13: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 0 1 0 2 0 1 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 40/705 23/32 ShieldRVt-PT-002B-CTLFireability-01 5280120 m, 116785 m/sec, 28798575 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-12: CTL false CTL model checker
ShieldRVt-PT-002B-CTLFireability-13: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 0 1 0 2 0 1 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 45/705 25/32 ShieldRVt-PT-002B-CTLFireability-01 5851391 m, 114254 m/sec, 32222091 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-12: CTL false CTL model checker
ShieldRVt-PT-002B-CTLFireability-13: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 0 1 0 2 0 1 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 50/705 28/32 ShieldRVt-PT-002B-CTLFireability-01 6420472 m, 113816 m/sec, 35725231 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-12: CTL false CTL model checker
ShieldRVt-PT-002B-CTLFireability-13: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 0 1 0 2 0 1 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 55/705 30/32 ShieldRVt-PT-002B-CTLFireability-01 6955501 m, 107005 m/sec, 39146564 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-12: CTL false CTL model checker
ShieldRVt-PT-002B-CTLFireability-13: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 0 1 0 2 0 1 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 CTL EXCL 60/705 32/32 ShieldRVt-PT-002B-CTLFireability-01 7508523 m, 110604 m/sec, 42719316 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 6 (type EXCL) for ShieldRVt-PT-002B-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-12: CTL false CTL model checker
ShieldRVt-PT-002B-CTLFireability-13: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-CTLFireability-01: DISJ 0 0 0 0 2 0 2 0
ShieldRVt-PT-002B-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-002B-CTLFireability-10: CONJ 0 1 0 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 54 (type EXCL) for 31 ShieldRVt-PT-002B-CTLFireability-10
lola: time limit : 865 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for ShieldRVt-PT-002B-CTLFireability-10
lola: result : false
lola: markings : 27
lola: fired transitions : 27
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 ShieldRVt-PT-002B-CTLFireability-07
lola: time limit : 1153 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for ShieldRVt-PT-002B-CTLFireability-07
lola: result : true
lola: markings : 40
lola: fired transitions : 115
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 ShieldRVt-PT-002B-CTLFireability-04
lola: time limit : 1730 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for ShieldRVt-PT-002B-CTLFireability-04
lola: result : false
lola: markings : 74017
lola: fired transitions : 603069
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 ShieldRVt-PT-002B-CTLFireability-06
lola: time limit : 3460 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for ShieldRVt-PT-002B-CTLFireability-06
lola: result : true
lola: markings : 125
lola: fired transitions : 240
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 14

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-01: DISJ unknown DISJ
ShieldRVt-PT-002B-CTLFireability-02: CTL unknown AGGR
ShieldRVt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-04: CTL false CTL model checker
ShieldRVt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-06: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-07: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-10: CONJ false LTL model checker
ShieldRVt-PT-002B-CTLFireability-12: CTL false CTL model checker
ShieldRVt-PT-002B-CTLFireability-13: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldRVt-PT-002B-CTLFireability-15: CTL false CTL model checker


Time elapsed: 140 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVt-PT-002B"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ShieldRVt-PT-002B, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r423-tajo-167905976400202"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVt-PT-002B.tgz
mv ShieldRVt-PT-002B execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;