Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r423-tajo-167905976200066.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.......................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ShieldRVs-PT-005A, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r423-tajo-167905976200066
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 508K
-rw-r--r-- 1 mcc users 7.6K Feb 26 18:23 CTLCardinality.txt
-rw-r--r-- 1 mcc users 86K Feb 26 18:23 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 26 18:20 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 26 18:20 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:02 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 17:02 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 17:02 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:02 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 18:25 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 122K Feb 26 18:25 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.5K Feb 26 18:23 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 77K Feb 26 18:23 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:02 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:02 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 32K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVs-PT-005A-CTLFireability-00
FORMULA_NAME ShieldRVs-PT-005A-CTLFireability-01
FORMULA_NAME ShieldRVs-PT-005A-CTLFireability-02
FORMULA_NAME ShieldRVs-PT-005A-CTLFireability-03
FORMULA_NAME ShieldRVs-PT-005A-CTLFireability-04
FORMULA_NAME ShieldRVs-PT-005A-CTLFireability-05
FORMULA_NAME ShieldRVs-PT-005A-CTLFireability-06
FORMULA_NAME ShieldRVs-PT-005A-CTLFireability-07
FORMULA_NAME ShieldRVs-PT-005A-CTLFireability-08
FORMULA_NAME ShieldRVs-PT-005A-CTLFireability-09
FORMULA_NAME ShieldRVs-PT-005A-CTLFireability-10
FORMULA_NAME ShieldRVs-PT-005A-CTLFireability-11
FORMULA_NAME ShieldRVs-PT-005A-CTLFireability-12
FORMULA_NAME ShieldRVs-PT-005A-CTLFireability-13
FORMULA_NAME ShieldRVs-PT-005A-CTLFireability-14
FORMULA_NAME ShieldRVs-PT-005A-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679242125458

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ShieldRVs-PT-005A
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 16:08:47] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 16:08:47] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 16:08:47] [INFO ] Load time of PNML (sax parser for PT used): 48 ms
[2023-03-19 16:08:47] [INFO ] Transformed 73 places.
[2023-03-19 16:08:47] [INFO ] Transformed 98 transitions.
[2023-03-19 16:08:47] [INFO ] Found NUPN structural information;
[2023-03-19 16:08:47] [INFO ] Parsed PT model containing 73 places and 98 transitions and 460 arcs in 107 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Support contains 69 out of 73 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 98/98 transitions.
Applied a total of 0 rules in 11 ms. Remains 73 /73 variables (removed 0) and now considering 98/98 (removed 0) transitions.
// Phase 1: matrix 98 rows 73 cols
[2023-03-19 16:08:47] [INFO ] Computed 21 place invariants in 5 ms
[2023-03-19 16:08:47] [INFO ] Implicit Places using invariants in 161 ms returned []
[2023-03-19 16:08:47] [INFO ] Invariant cache hit.
[2023-03-19 16:08:47] [INFO ] Implicit Places using invariants and state equation in 73 ms returned []
Implicit Place search using SMT with State Equation took 262 ms to find 0 implicit places.
[2023-03-19 16:08:47] [INFO ] Invariant cache hit.
[2023-03-19 16:08:47] [INFO ] Dead Transitions using invariants and state equation in 80 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 356 ms. Remains : 73/73 places, 98/98 transitions.
Support contains 69 out of 73 places after structural reductions.
[2023-03-19 16:08:47] [INFO ] Flatten gal took : 28 ms
[2023-03-19 16:08:47] [INFO ] Flatten gal took : 11 ms
[2023-03-19 16:08:47] [INFO ] Input system was already deterministic with 98 transitions.
Incomplete random walk after 10000 steps, including 126 resets, run finished after 384 ms. (steps per millisecond=26 ) properties (out of 73) seen :69
Incomplete Best-First random walk after 10001 steps, including 23 resets, run finished after 51 ms. (steps per millisecond=196 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 28 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 22 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 31 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 4) seen :1
Running SMT prover for 3 properties.
[2023-03-19 16:08:48] [INFO ] Invariant cache hit.
[2023-03-19 16:08:48] [INFO ] [Real]Absence check using 21 positive place invariants in 8 ms returned sat
[2023-03-19 16:08:48] [INFO ] After 76ms SMT Verify possible using all constraints in real domain returned unsat :3 sat :0
Fused 3 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 3 atomic propositions for a total of 16 simplifications.
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 10 ms
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 15 ms
[2023-03-19 16:08:48] [INFO ] Input system was already deterministic with 98 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 98/98 transitions.
Applied a total of 0 rules in 3 ms. Remains 73 /73 variables (removed 0) and now considering 98/98 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 73/73 places, 98/98 transitions.
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 7 ms
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 7 ms
[2023-03-19 16:08:48] [INFO ] Input system was already deterministic with 98 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 73/73 places, 98/98 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 72 transition count 97
Applied a total of 2 rules in 13 ms. Remains 72 /73 variables (removed 1) and now considering 97/98 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 14 ms. Remains : 72/73 places, 97/98 transitions.
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 7 ms
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 7 ms
[2023-03-19 16:08:48] [INFO ] Input system was already deterministic with 97 transitions.
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 98/98 transitions.
Applied a total of 0 rules in 2 ms. Remains 73 /73 variables (removed 0) and now considering 98/98 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 73/73 places, 98/98 transitions.
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 7 ms
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 8 ms
[2023-03-19 16:08:48] [INFO ] Input system was already deterministic with 98 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 73/73 places, 98/98 transitions.
Reduce places removed 1 places and 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 71 transition count 96
Applied a total of 2 rules in 10 ms. Remains 71 /73 variables (removed 2) and now considering 96/98 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 71/73 places, 96/98 transitions.
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 6 ms
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:08:48] [INFO ] Input system was already deterministic with 96 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 73/73 places, 98/98 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 72 transition count 97
Applied a total of 2 rules in 7 ms. Remains 72 /73 variables (removed 1) and now considering 97/98 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 72/73 places, 97/98 transitions.
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:08:48] [INFO ] Input system was already deterministic with 97 transitions.
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 98/98 transitions.
Applied a total of 0 rules in 2 ms. Remains 73 /73 variables (removed 0) and now considering 98/98 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 73/73 places, 98/98 transitions.
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:08:48] [INFO ] Input system was already deterministic with 98 transitions.
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 98/98 transitions.
Applied a total of 0 rules in 2 ms. Remains 73 /73 variables (removed 0) and now considering 98/98 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 73/73 places, 98/98 transitions.
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 6 ms
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 6 ms
[2023-03-19 16:08:48] [INFO ] Input system was already deterministic with 98 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 73/73 places, 98/98 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 72 transition count 97
Applied a total of 2 rules in 7 ms. Remains 72 /73 variables (removed 1) and now considering 97/98 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 72/73 places, 97/98 transitions.
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 6 ms
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:08:48] [INFO ] Input system was already deterministic with 97 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 73/73 places, 98/98 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 72 transition count 97
Applied a total of 2 rules in 7 ms. Remains 72 /73 variables (removed 1) and now considering 97/98 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 72/73 places, 97/98 transitions.
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:08:48] [INFO ] Input system was already deterministic with 97 transitions.
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 98/98 transitions.
Applied a total of 0 rules in 1 ms. Remains 73 /73 variables (removed 0) and now considering 98/98 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 73/73 places, 98/98 transitions.
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 4 ms
[2023-03-19 16:08:48] [INFO ] Input system was already deterministic with 98 transitions.
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 98/98 transitions.
Applied a total of 0 rules in 1 ms. Remains 73 /73 variables (removed 0) and now considering 98/98 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 73/73 places, 98/98 transitions.
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:08:48] [INFO ] Input system was already deterministic with 98 transitions.
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 98/98 transitions.
Applied a total of 0 rules in 2 ms. Remains 73 /73 variables (removed 0) and now considering 98/98 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 73/73 places, 98/98 transitions.
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:08:48] [INFO ] Flatten gal took : 4 ms
[2023-03-19 16:08:48] [INFO ] Input system was already deterministic with 98 transitions.
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 98/98 transitions.
Applied a total of 0 rules in 1 ms. Remains 73 /73 variables (removed 0) and now considering 98/98 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 73/73 places, 98/98 transitions.
[2023-03-19 16:08:49] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:08:49] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:08:49] [INFO ] Input system was already deterministic with 98 transitions.
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 98/98 transitions.
Applied a total of 0 rules in 1 ms. Remains 73 /73 variables (removed 0) and now considering 98/98 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 73/73 places, 98/98 transitions.
[2023-03-19 16:08:49] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:08:49] [INFO ] Flatten gal took : 4 ms
[2023-03-19 16:08:49] [INFO ] Input system was already deterministic with 98 transitions.
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 98/98 transitions.
Applied a total of 0 rules in 1 ms. Remains 73 /73 variables (removed 0) and now considering 98/98 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 73/73 places, 98/98 transitions.
[2023-03-19 16:08:49] [INFO ] Flatten gal took : 4 ms
[2023-03-19 16:08:49] [INFO ] Flatten gal took : 4 ms
[2023-03-19 16:08:49] [INFO ] Input system was already deterministic with 98 transitions.
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 98/98 transitions.
Applied a total of 0 rules in 1 ms. Remains 73 /73 variables (removed 0) and now considering 98/98 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 73/73 places, 98/98 transitions.
[2023-03-19 16:08:49] [INFO ] Flatten gal took : 4 ms
[2023-03-19 16:08:49] [INFO ] Flatten gal took : 4 ms
[2023-03-19 16:08:49] [INFO ] Input system was already deterministic with 98 transitions.
[2023-03-19 16:08:49] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:08:49] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:08:49] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-19 16:08:49] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 73 places, 98 transitions and 460 arcs took 1 ms.
Total runtime 2050 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ShieldRVs-PT-005A
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/376
CTLFireability

FORMULA ShieldRVs-PT-005A-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVs-PT-005A-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVs-PT-005A-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVs-PT-005A-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVs-PT-005A-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVs-PT-005A-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVs-PT-005A-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVs-PT-005A-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVs-PT-005A-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVs-PT-005A-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVs-PT-005A-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVs-PT-005A-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVs-PT-005A-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVs-PT-005A-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679242279634

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/376/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/376/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/376/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 7 (type EXCL) for 6 ShieldRVs-PT-005A-CTLFireability-02
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for ShieldRVs-PT-005A-CTLFireability-02
lola: result : false
lola: markings : 96
lola: fired transitions : 195
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 13 (type EXCL) for 12 ShieldRVs-PT-005A-CTLFireability-04
lola: time limit : 200 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/240 5/32 ShieldRVs-PT-005A-CTLFireability-04 1055451 m, 211090 m/sec, 7437488 t fired, .

Time elapsed: 5 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 13 (type EXCL) for ShieldRVs-PT-005A-CTLFireability-04
lola: result : false
lola: markings : 1744613
lola: fired transitions : 12120252
lola: time used : 8.000000
lola: memory pages used : 8
lola: LAUNCH task # 46 (type EXCL) for 45 ShieldRVs-PT-005A-CTLFireability-15
lola: time limit : 256 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 2/256 3/32 ShieldRVs-PT-005A-CTLFireability-15 615957 m, 123191 m/sec, 2256550 t fired, .

Time elapsed: 10 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 7/256 9/32 ShieldRVs-PT-005A-CTLFireability-15 2076343 m, 292077 m/sec, 7771563 t fired, .

Time elapsed: 15 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 46 (type EXCL) for ShieldRVs-PT-005A-CTLFireability-15
lola: result : false
lola: markings : 2465816
lola: fired transitions : 9219327
lola: time used : 8.000000
lola: memory pages used : 11
lola: LAUNCH task # 43 (type EXCL) for 42 ShieldRVs-PT-005A-CTLFireability-14
lola: time limit : 275 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 4/275 4/32 ShieldRVs-PT-005A-CTLFireability-14 913160 m, 182632 m/sec, 5397637 t fired, .

Time elapsed: 20 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 9/275 9/32 ShieldRVs-PT-005A-CTLFireability-14 1946414 m, 206650 m/sec, 11978938 t fired, .

Time elapsed: 25 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 43 (type EXCL) for ShieldRVs-PT-005A-CTLFireability-14
lola: result : false
lola: markings : 2017094
lola: fired transitions : 12393308
lola: time used : 9.000000
lola: memory pages used : 9
lola: LAUNCH task # 40 (type EXCL) for 39 ShieldRVs-PT-005A-CTLFireability-13
lola: time limit : 297 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/297 4/32 ShieldRVs-PT-005A-CTLFireability-13 942397 m, 188479 m/sec, 6017905 t fired, .

Time elapsed: 30 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/297 8/32 ShieldRVs-PT-005A-CTLFireability-13 1741340 m, 159788 m/sec, 11601981 t fired, .

Time elapsed: 35 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 15/297 11/32 ShieldRVs-PT-005A-CTLFireability-13 2579630 m, 167658 m/sec, 17944537 t fired, .

Time elapsed: 40 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 20/297 12/32 ShieldRVs-PT-005A-CTLFireability-13 2852717 m, 54617 m/sec, 24375222 t fired, .

Time elapsed: 45 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 40 (type EXCL) for ShieldRVs-PT-005A-CTLFireability-13
lola: result : true
lola: markings : 2853502
lola: fired transitions : 24778000
lola: time used : 20.000000
lola: memory pages used : 12
lola: LAUNCH task # 37 (type EXCL) for 36 ShieldRVs-PT-005A-CTLFireability-12
lola: time limit : 323 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for ShieldRVs-PT-005A-CTLFireability-12
lola: result : false
lola: markings : 96
lola: fired transitions : 95
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 ShieldRVs-PT-005A-CTLFireability-11
lola: time limit : 355 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for ShieldRVs-PT-005A-CTLFireability-11
lola: result : false
lola: markings : 95
lola: fired transitions : 94
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 ShieldRVs-PT-005A-CTLFireability-10
lola: time limit : 395 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for ShieldRVs-PT-005A-CTLFireability-10
lola: result : true
lola: markings : 95
lola: fired transitions : 95
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 ShieldRVs-PT-005A-CTLFireability-09
lola: time limit : 444 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for ShieldRVs-PT-005A-CTLFireability-09
lola: result : true
lola: markings : 74
lola: fired transitions : 184
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 ShieldRVs-PT-005A-CTLFireability-06
lola: time limit : 507 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for ShieldRVs-PT-005A-CTLFireability-06
lola: result : false
lola: markings : 742428
lola: fired transitions : 4340912
lola: time used : 3.000000
lola: memory pages used : 4
lola: LAUNCH task # 16 (type EXCL) for 15 ShieldRVs-PT-005A-CTLFireability-05
lola: time limit : 592 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for ShieldRVs-PT-005A-CTLFireability-05
lola: result : true
lola: markings : 92
lola: fired transitions : 365
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 ShieldRVs-PT-005A-CTLFireability-00
lola: time limit : 710 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-05: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-06: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-09: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-10: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-11: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-12: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-13: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 2/710 2/32 ShieldRVs-PT-005A-CTLFireability-00 262942 m, 52588 m/sec, 1776624 t fired, .

Time elapsed: 50 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-05: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-06: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-09: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-10: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-11: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-12: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-13: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 7/710 5/32 ShieldRVs-PT-005A-CTLFireability-00 1017273 m, 150866 m/sec, 7588149 t fired, .

Time elapsed: 55 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-05: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-06: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-09: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-10: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-11: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-12: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-13: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 12/710 7/32 ShieldRVs-PT-005A-CTLFireability-00 1671733 m, 130892 m/sec, 13012062 t fired, .

Time elapsed: 60 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-05: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-06: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-09: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-10: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-11: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-12: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-13: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 17/710 11/32 ShieldRVs-PT-005A-CTLFireability-00 2409898 m, 147633 m/sec, 18735404 t fired, .

Time elapsed: 65 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-05: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-06: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-09: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-10: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-11: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-12: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-13: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 22/710 14/32 ShieldRVs-PT-005A-CTLFireability-00 3134053 m, 144831 m/sec, 24544373 t fired, .

Time elapsed: 70 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-05: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-06: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-09: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-10: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-11: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-12: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-13: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 27/710 16/32 ShieldRVs-PT-005A-CTLFireability-00 3677839 m, 108757 m/sec, 29239868 t fired, .

Time elapsed: 75 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-05: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-06: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-09: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-10: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-11: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-12: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-13: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 32/710 18/32 ShieldRVs-PT-005A-CTLFireability-00 4241968 m, 112825 m/sec, 33972723 t fired, .

Time elapsed: 80 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-05: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-06: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-09: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-10: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-11: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-12: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-13: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 37/710 20/32 ShieldRVs-PT-005A-CTLFireability-00 4778847 m, 107375 m/sec, 38799477 t fired, .

Time elapsed: 85 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-05: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-06: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-09: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-10: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-11: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-12: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-13: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 42/710 23/32 ShieldRVs-PT-005A-CTLFireability-00 5333701 m, 110970 m/sec, 43649746 t fired, .

Time elapsed: 90 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-05: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-06: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-09: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-10: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-11: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-12: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-13: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 47/710 25/32 ShieldRVs-PT-005A-CTLFireability-00 5847062 m, 102672 m/sec, 48405097 t fired, .

Time elapsed: 95 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-05: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-06: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-09: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-10: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-11: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-12: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-13: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 52/710 27/32 ShieldRVs-PT-005A-CTLFireability-00 6465765 m, 123740 m/sec, 53581967 t fired, .

Time elapsed: 100 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-05: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-06: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-09: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-10: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-11: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-12: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-13: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 57/710 30/32 ShieldRVs-PT-005A-CTLFireability-00 7091711 m, 125189 m/sec, 58973344 t fired, .

Time elapsed: 105 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for ShieldRVs-PT-005A-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-05: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-06: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-09: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-10: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-11: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-12: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-13: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVs-PT-005A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 ShieldRVs-PT-005A-CTLFireability-03
lola: time limit : 872 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for ShieldRVs-PT-005A-CTLFireability-03
lola: result : false
lola: markings : 29359
lola: fired transitions : 141770
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 ShieldRVs-PT-005A-CTLFireability-07
lola: time limit : 1163 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for ShieldRVs-PT-005A-CTLFireability-07
lola: result : false
lola: markings : 91
lola: fired transitions : 95
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 ShieldRVs-PT-005A-CTLFireability-01
lola: time limit : 1745 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for ShieldRVs-PT-005A-CTLFireability-01
lola: result : false
lola: markings : 16068
lola: fired transitions : 67976
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 ShieldRVs-PT-005A-CTLFireability-08
lola: time limit : 3490 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-01: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-03: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-05: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-06: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-07: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-09: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-10: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-11: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-12: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-13: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/3490 5/32 ShieldRVs-PT-005A-CTLFireability-08 1154022 m, 230804 m/sec, 6992555 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-01: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-03: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-05: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-06: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-07: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-09: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-10: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-11: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-12: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-13: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/3490 10/32 ShieldRVs-PT-005A-CTLFireability-08 2375279 m, 244251 m/sec, 14150248 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-01: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-03: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-05: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-06: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-07: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-09: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-10: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-11: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-12: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-13: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/3490 14/32 ShieldRVs-PT-005A-CTLFireability-08 3341508 m, 193245 m/sec, 20198405 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-01: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-03: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-05: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-06: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-07: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-09: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-10: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-11: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-12: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-13: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/3490 18/32 ShieldRVs-PT-005A-CTLFireability-08 4228965 m, 177491 m/sec, 25794150 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-01: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-03: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-05: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-06: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-07: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-09: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-10: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-11: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-12: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-13: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/3490 22/32 ShieldRVs-PT-005A-CTLFireability-08 5108057 m, 175818 m/sec, 31405144 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-01: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-03: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-05: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-06: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-07: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-09: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-10: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-11: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-12: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-13: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/3490 26/32 ShieldRVs-PT-005A-CTLFireability-08 6043317 m, 187052 m/sec, 37399568 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-01: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-03: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-05: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-06: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-07: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-09: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-10: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-11: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-12: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-13: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/3490 29/32 ShieldRVs-PT-005A-CTLFireability-08 6914005 m, 174137 m/sec, 43063909 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for ShieldRVs-PT-005A-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-01: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-03: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-05: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-06: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-07: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-09: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-10: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-11: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-12: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-13: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVs-PT-005A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVs-PT-005A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVs-PT-005A-CTLFireability-00: CTL unknown AGGR
ShieldRVs-PT-005A-CTLFireability-01: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-02: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-03: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-04: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-05: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-06: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-07: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-08: CTL unknown AGGR
ShieldRVs-PT-005A-CTLFireability-09: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-10: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-11: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-12: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-13: CTL true CTL model checker
ShieldRVs-PT-005A-CTLFireability-14: CTL false CTL model checker
ShieldRVs-PT-005A-CTLFireability-15: CTL false CTL model checker


Time elapsed: 150 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVs-PT-005A"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ShieldRVs-PT-005A, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r423-tajo-167905976200066"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVs-PT-005A.tgz
mv ShieldRVs-PT-005A execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;