fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r422-tajo-167905976100510
Last Updated
May 14, 2023

About the Execution of LoLA for SimpleLoadBal-PT-05

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
352.355 4171.00 14843.00 7.60 TTTTTFFTTFFTTTFT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r422-tajo-167905976100510.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
......................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is SimpleLoadBal-PT-05, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r422-tajo-167905976100510
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 732K
-rw-r--r-- 1 mcc users 6.6K Feb 26 03:49 CTLCardinality.txt
-rw-r--r-- 1 mcc users 54K Feb 26 03:49 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.2K Feb 26 03:48 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K Feb 26 03:48 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 5.1K Feb 25 17:06 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 17:06 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.2K Feb 25 17:06 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 17:06 LTLFireability.xml
-rw-r--r-- 1 mcc users 28K Feb 26 03:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 241K Feb 26 03:51 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 03:50 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 71K Feb 26 03:50 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 17:06 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Feb 25 17:06 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 155K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SimpleLoadBal-PT-05-ReachabilityCardinality-00
FORMULA_NAME SimpleLoadBal-PT-05-ReachabilityCardinality-01
FORMULA_NAME SimpleLoadBal-PT-05-ReachabilityCardinality-02
FORMULA_NAME SimpleLoadBal-PT-05-ReachabilityCardinality-03
FORMULA_NAME SimpleLoadBal-PT-05-ReachabilityCardinality-04
FORMULA_NAME SimpleLoadBal-PT-05-ReachabilityCardinality-05
FORMULA_NAME SimpleLoadBal-PT-05-ReachabilityCardinality-06
FORMULA_NAME SimpleLoadBal-PT-05-ReachabilityCardinality-07
FORMULA_NAME SimpleLoadBal-PT-05-ReachabilityCardinality-08
FORMULA_NAME SimpleLoadBal-PT-05-ReachabilityCardinality-09
FORMULA_NAME SimpleLoadBal-PT-05-ReachabilityCardinality-10
FORMULA_NAME SimpleLoadBal-PT-05-ReachabilityCardinality-11
FORMULA_NAME SimpleLoadBal-PT-05-ReachabilityCardinality-12
FORMULA_NAME SimpleLoadBal-PT-05-ReachabilityCardinality-13
FORMULA_NAME SimpleLoadBal-PT-05-ReachabilityCardinality-14
FORMULA_NAME SimpleLoadBal-PT-05-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1679227194616

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SimpleLoadBal-PT-05
Not applying reductions.
Model is PT
ReachabilityCardinality PT
starting LoLA
BK_INPUT SimpleLoadBal-PT-05
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA SimpleLoadBal-PT-05-ReachabilityCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-05-ReachabilityCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-05-ReachabilityCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-05-ReachabilityCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-05-ReachabilityCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-05-ReachabilityCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-05-ReachabilityCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-05-ReachabilityCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-05-ReachabilityCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-05-ReachabilityCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-05-ReachabilityCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-05-ReachabilityCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-05-ReachabilityCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-05-ReachabilityCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-05-ReachabilityCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-05-ReachabilityCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679227198787

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 52 (type EXCL) for 27 SimpleLoadBal-PT-05-ReachabilityCardinality-09
lola: time limit : 150 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 48 (type FNDP) for 27 SimpleLoadBal-PT-05-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 49 (type EQUN) for 27 SimpleLoadBal-PT-05-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 51 (type SRCH) for 27 SimpleLoadBal-PT-05-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-49.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 51 (type SRCH) for SimpleLoadBal-PT-05-ReachabilityCardinality-09
lola: result : false
lola: markings : 97314
lola: fired transitions : 305448
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 48 (type FNDP) for SimpleLoadBal-PT-05-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 49 (type EQUN) for SimpleLoadBal-PT-05-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 52 (type EXCL) for SimpleLoadBal-PT-05-ReachabilityCardinality-09 (obsolete)
lola: LAUNCH task # 146 (type EXCL) for 24 SimpleLoadBal-PT-05-ReachabilityCardinality-08
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 116 (type FNDP) for 42 SimpleLoadBal-PT-05-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 117 (type EQUN) for 42 SimpleLoadBal-PT-05-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 119 (type SRCH) for 42 SimpleLoadBal-PT-05-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 49 (type EQUN) for SimpleLoadBal-PT-05-ReachabilityCardinality-09
lola: result : unknown
lola: FINISHED task # 48 (type FNDP) for SimpleLoadBal-PT-05-ReachabilityCardinality-09
lola: result : unknown
lola: fired transitions : 135119
lola: tried executions : 2
lola: time used : 1.000000
lola: memory pages used : 0
lola: FINISHED task # 146 (type EXCL) for SimpleLoadBal-PT-05-ReachabilityCardinality-08
lola: result : false
lola: markings : 2972
lola: fired transitions : 7081
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 82 (type EXCL) for 3 SimpleLoadBal-PT-05-ReachabilityCardinality-01
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: FINISHED task # 82 (type EXCL) for SimpleLoadBal-PT-05-ReachabilityCardinality-01
lola: result : false
lola: markings : 2972
lola: fired transitions : 7081
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 129 (type EXCL) for 12 SimpleLoadBal-PT-05-ReachabilityCardinality-04
lola: time limit : 276 sec
lola: memory limit: 32 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-117.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 129 (type EXCL) for SimpleLoadBal-PT-05-ReachabilityCardinality-04
lola: result : false
lola: markings : 5466
lola: fired transitions : 11628
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 59 (type EXCL) for 30 SimpleLoadBal-PT-05-ReachabilityCardinality-10
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 59 (type EXCL) for SimpleLoadBal-PT-05-ReachabilityCardinality-10
lola: result : true
lola: markings : 24
lola: fired transitions : 23
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 106 (type EXCL) for 6 SimpleLoadBal-PT-05-ReachabilityCardinality-02
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: FINISHED task # 106 (type EXCL) for SimpleLoadBal-PT-05-ReachabilityCardinality-02
lola: result : false
lola: markings : 34566
lola: fired transitions : 83174
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 65 (type EXCL) for 39 SimpleLoadBal-PT-05-ReachabilityCardinality-13
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: FINISHED task # 65 (type EXCL) for SimpleLoadBal-PT-05-ReachabilityCardinality-13
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 103 (type EXCL) for 21 SimpleLoadBal-PT-05-ReachabilityCardinality-07
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: FINISHED task # 103 (type EXCL) for SimpleLoadBal-PT-05-ReachabilityCardinality-07
lola: result : false
lola: markings : 25940
lola: fired transitions : 44700
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 148 (type EXCL) for 15 SimpleLoadBal-PT-05-ReachabilityCardinality-05
lola: time limit : 449 sec
lola: memory limit: 32 pages
lola: FINISHED task # 119 (type SRCH) for SimpleLoadBal-PT-05-ReachabilityCardinality-14
lola: result : false
lola: markings : 110447
lola: fired transitions : 368821
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 116 (type FNDP) for SimpleLoadBal-PT-05-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 117 (type EQUN) for SimpleLoadBal-PT-05-ReachabilityCardinality-14 (obsolete)
lola: LAUNCH task # 88 (type FNDP) for 9 SimpleLoadBal-PT-05-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 90 (type EQUN) for 9 SimpleLoadBal-PT-05-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 100 (type SRCH) for 9 SimpleLoadBal-PT-05-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 116 (type FNDP) for SimpleLoadBal-PT-05-ReachabilityCardinality-14
lola: result : unknown
lola: fired transitions : 162837
lola: tried executions : 2
lola: time used : 1.000000
lola: memory pages used : 0
lola: FINISHED task # 117 (type EQUN) for SimpleLoadBal-PT-05-ReachabilityCardinality-14
lola: result : unknown
lola: FINISHED task # 100 (type SRCH) for SimpleLoadBal-PT-05-ReachabilityCardinality-03
lola: result : true
lola: markings : 528
lola: fired transitions : 752
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 88 (type FNDP) for SimpleLoadBal-PT-05-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 90 (type EQUN) for SimpleLoadBal-PT-05-ReachabilityCardinality-03 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 108 (type FNDP) for 36 SimpleLoadBal-PT-05-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 112 (type EQUN) for 36 SimpleLoadBal-PT-05-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 122 (type SRCH) for 36 SimpleLoadBal-PT-05-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 88 (type FNDP) for SimpleLoadBal-PT-05-ReachabilityCardinality-03
lola: result : true
lola: fired transitions : 630
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-112.sara.
sara: place or transition ordering is non-deterministic
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-90.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 122 (type SRCH) for SimpleLoadBal-PT-05-ReachabilityCardinality-12
lola: result : false
lola: markings : 50725
lola: fired transitions : 156540
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 108 (type FNDP) for SimpleLoadBal-PT-05-ReachabilityCardinality-12 (obsolete)
lola: CANCELED task # 112 (type EQUN) for SimpleLoadBal-PT-05-ReachabilityCardinality-12 (obsolete)
lola: LAUNCH task # 132 (type FNDP) for 45 SimpleLoadBal-PT-05-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 137 (type EQUN) for 45 SimpleLoadBal-PT-05-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 139 (type SRCH) for 45 SimpleLoadBal-PT-05-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 108 (type FNDP) for SimpleLoadBal-PT-05-ReachabilityCardinality-12
lola: result : unknown
lola: fired transitions : 50020
lola: tried executions : 2
lola: time used : 1.000000
lola: memory pages used : 0
lola: FINISHED task # 112 (type EQUN) for SimpleLoadBal-PT-05-ReachabilityCardinality-12
lola: result : unknown
lola: FINISHED task # 139 (type SRCH) for SimpleLoadBal-PT-05-ReachabilityCardinality-15
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 132 (type FNDP) for SimpleLoadBal-PT-05-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 137 (type EQUN) for SimpleLoadBal-PT-05-ReachabilityCardinality-15 (obsolete)
lola: LAUNCH task # 68 (type FNDP) for 0 SimpleLoadBal-PT-05-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 70 (type EQUN) for 0 SimpleLoadBal-PT-05-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 72 (type SRCH) for 0 SimpleLoadBal-PT-05-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 132 (type FNDP) for SimpleLoadBal-PT-05-ReachabilityCardinality-15
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-137.sara.
sara: place or transition ordering is non-deterministic
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-70.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 148 (type EXCL) for SimpleLoadBal-PT-05-ReachabilityCardinality-05
lola: result : false
lola: markings : 42175
lola: fired transitions : 93915
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 135 (type EXCL) for 33 SimpleLoadBal-PT-05-ReachabilityCardinality-11
lola: time limit : 1199 sec
lola: memory limit: 32 pages
lola: FINISHED task # 135 (type EXCL) for SimpleLoadBal-PT-05-ReachabilityCardinality-11
lola: result : true
lola: markings : 488
lola: fired transitions : 606
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 85 (type EXCL) for 18 SimpleLoadBal-PT-05-ReachabilityCardinality-06
lola: time limit : 1798 sec
lola: memory limit: 32 pages
lola: FINISHED task # 85 (type EXCL) for SimpleLoadBal-PT-05-ReachabilityCardinality-06
lola: result : false
lola: markings : 38617
lola: fired transitions : 74552
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 73 (type EXCL) for 0 SimpleLoadBal-PT-05-ReachabilityCardinality-00
lola: time limit : 3596 sec
lola: memory limit: 32 pages
lola: FINISHED task # 72 (type SRCH) for SimpleLoadBal-PT-05-ReachabilityCardinality-00
lola: result : false
lola: markings : 110288
lola: fired transitions : 377462
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 68 (type FNDP) for SimpleLoadBal-PT-05-ReachabilityCardinality-00 (obsolete)
lola: CANCELED task # 70 (type EQUN) for SimpleLoadBal-PT-05-ReachabilityCardinality-00 (obsolete)
lola: CANCELED task # 73 (type EXCL) for SimpleLoadBal-PT-05-ReachabilityCardinality-00 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-05-ReachabilityCardinality-00: AG true tandem / insertion
SimpleLoadBal-PT-05-ReachabilityCardinality-01: AG true tandem / relaxed
SimpleLoadBal-PT-05-ReachabilityCardinality-02: AG true tandem / relaxed
SimpleLoadBal-PT-05-ReachabilityCardinality-03: EF true tandem / insertion
SimpleLoadBal-PT-05-ReachabilityCardinality-04: AG true tandem / relaxed
SimpleLoadBal-PT-05-ReachabilityCardinality-05: EF false tandem / relaxed
SimpleLoadBal-PT-05-ReachabilityCardinality-06: EF false tandem / relaxed
SimpleLoadBal-PT-05-ReachabilityCardinality-07: AG true tandem / relaxed
SimpleLoadBal-PT-05-ReachabilityCardinality-08: AG true tandem / relaxed
SimpleLoadBal-PT-05-ReachabilityCardinality-09: EF false tandem / insertion
SimpleLoadBal-PT-05-ReachabilityCardinality-10: AG false tandem / relaxed
SimpleLoadBal-PT-05-ReachabilityCardinality-11: EF true tandem / relaxed
SimpleLoadBal-PT-05-ReachabilityCardinality-12: AG true tandem / insertion
SimpleLoadBal-PT-05-ReachabilityCardinality-13: EF true tandem / relaxed
SimpleLoadBal-PT-05-ReachabilityCardinality-14: EF false tandem / insertion
SimpleLoadBal-PT-05-ReachabilityCardinality-15: EF true tandem / insertion


Time elapsed: 4 secs. Pages in use: 2

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SimpleLoadBal-PT-05"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is SimpleLoadBal-PT-05, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r422-tajo-167905976100510"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SimpleLoadBal-PT-05.tgz
mv SimpleLoadBal-PT-05 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;